SPC564A80L7 datasheet(152/157 Pages) STMICROELECTRONICS

152 / 157 page

Document revision history

SPC564A74L7, SPC564A80B4, SPC564A80L7

152/157

Doc ID 15399 Rev 9

01-Oct-2010

(cont)

Updates to EBI timings:

– Note added to tAAI: When CAL_TS is used as CAL_ALE the hold time is 1 ns

instead of 1.5 ns.

– Correction: maximum calibration bus interface operating frequency is 66 MHz for all

port configurations.

– VDDE range in footnote 1 corrected to read, “External Bus and Calibration bus

timing specified at fSYS = 150 MHz and 100 MHz, VDD = 1.14 V to 1.32 V,

VDDE = 3 V to 3.6 V (unless stated otherwise)” (VDDE range was 1.62 V to 3.6 V)

Correction to IEEE 1149.1 timings:

– SRC value in footnote 1 corrected to read, “JTAG timing specified at VDD = 1.14 V

to 1.32 V, VDDEH = 4.5 V to 5.5 V with multi-voltage pads programmed to Low-

Swing mode, TA = TL to TH, and CL = 30 pF with DSC = 0b10, SRC = 0b11.” (SRC

value was 0b00)

Correction to External interrupt timing (IRQ pin) timings:

– Timings are specified at VDD = 1.14 V to 1.32 V (was 1.08 V to 1.32 V).

Update to DSPI timings:

– Some of the timing parameters can vary depending on the value of VDDE. For these

parameters, ranges are now defined for two ranges of VDDE.

Change in signal name notation for DSPI, CAN and SCI signals:

– DSPI:

PCS_x[n] is now DSPI_x_PCS[n]

SOUT_x is now DSPI_x_SOUT

SIN_x is now DSPI_x_SIN

SCK_x is now DSPI_x_SCK

–CAN:

CNTXx is now CAN_x_TX

CNRXx is now CAN_x_RX

–SCI:

RXDx is now SCI_x_RX

TXDx is now SCI_x_TX

Updates to DC electrical specifications:

– Slew rate on power supply pins specification changed to 25 V/ms (was 50 V/ms)

VOH_LS min spec changed to 2.0 V at 0.5 mA (was 2.7 V at 0.5 mA)

Updated I/O pad current specifications

Updated I/O pad VRC33 current specifications

Corrections to Nexus timing:

– Maximum Nexus debug port operating frequency is 40 MHz in all configurations

– To route Nexus to MDO, clear NPC_PCR[NEXCFG] (formerly this was documented

as NPC_PCR[CAL]

– To route Nexus to CAL_MDO, set NPC_PCR[NEXCFG]=1 (formerly this was

documented as NPC_PCR[CAL]

10-Feb-2011

– Minor editorial updates.

– Re-organized the first few subsections of the “Overview” section.

– Added ECSM to the block diagram.

– Added information on the REACM, SIU, and ECS modules to the “Block summary”

section.

Table 56.

Revision history (continued)

Date

Revision

Changes

SPC564A80L7 bảng dữ liệu(PDF) 152 Page - STMicroelectronics

SPC564A80L7 bảng dữ liệu(HTML) 152 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL