| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STV2050A bảng dữ liệu(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV2050A bảng dữ liệu(HTML) 22 Page - STMicroelectronics |
|
22 / 83 page ![]() 22/83 STV2050A - TIMEBASES 5 TIMEBASES 5.1 LINE LOCKED PLL AND SYSTEM CLOCK A frequency-multiplying PLL derives the internal system clock from the incoming signal at the SYNH pin. This signal is derived from horizontal deflection. Figure 9. Line-Locked PLL and System Clock The PLL is designed to drive 1H, 2H, HDTV and SVGA applications. Two loop filters can be implemented using the FILT (pin 24) and FLT2 (pin 25) pads. The selection can be forced by the PRS bit in the D5 register. The horizontal deflection is often turned off when switching TV set modes. Therefore the PLL provides a base frequency when the external sync signal is missing (both H and V sync sig- nals are missing). PRS 0 = FILT selected (2H and above range operation recommended) 1 = FLT2 selected (1H range operation recommended) PLL 15 K 10 nF 15 K 10 nF 100 nF 1.5 nF SYNH PRS STV2050A System Clock |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |