TMS570LS0332PZ datasheet(73/110 Pages) TI1

73 / 110 page

TMS570LS0432, TMS570LS0332

www.ti.com

SPNS186B – OCTOBER 2012 – REVISED JUNE 2015

Table 7-6. MibADC Timing Specifications

PARAMETER

MIN

NOM

MAX

UNIT

tc(ADCLK)

(1)

Cycle time, MibADC clock

td(SH)

(2)

Delay time, sample and hold time

200

Delay time from ADC power on until first input can be

td(PU-ADV)

µs

sampled

12-BIT MODE

td(C)

Delay time, conversion time

400

td(SHC)

(3)

Delay time, total sample/hold and conversion time

600

10-BIT MODE

td(C)

Delay time, conversion time

330

td(SHC)

(3)

Delay time, total sample/hold and conversion time

530

(1)

The MibADC clock is the ADCLK, generated by dividing down the VCLK by a prescale factor defined by the ADCLOCKCR register bits

4:0.

(2)

The sample and hold time for the ADC conversions is defined by the ADCLK frequency and the AD<GP>SAMP register for each

conversion group. The sample time must be determined by accounting for the external impedance connected to the input channel as

well as the internal impedance of the ADC.

(3)

This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors for

example, the prescale settings.

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Links: TMS570LS0432 TMS570LS0332

TMS570LS0332PZ bảng dữ liệu(PDF) 73 Page - Texas Instruments

TMS570LS0332PZ bảng dữ liệu(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL