| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMS570LS0332PZ bảng dữ liệu(PDF) 49 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS570LS0332PZ bảng dữ liệu(HTML) 49 Page - Texas Instruments |
|
49 / 110 page ![]() TMS570LS0432, TMS570LS0332 www.ti.com SPNS186B – OCTOBER 2012 – REVISED JUNE 2015 6.8.3 Master/Slave Access Privileges The table below lists the access permissions for each bus master on the device. A bus master is a module that can initiate a read or a write transaction on the device. Each slave module on the main interconnect is listed in the table. A "Yes" indicates that the module listed in the "MASTERS" column can access that slave module. Table 6-18. Master / Slave Access Matrix SLAVES ON MAIN SCR Peripheral Control Registers, All Flash Module Bus2 Non-CPU Accesses Peripheral MASTERS ACCESS MODE Interface: to Program Flash CRC Memories, And All OTP, ECC, EEPROM and CPU Data RAM System Module Bank Control Registers And Memories CPU READ User/Privilege Yes Yes Yes Yes CPU WRITE User/Privilege No Yes Yes Yes HTU Privilege No Yes Yes Yes Copyright © 2012–2015, Texas Instruments Incorporated System Information and Electrical Specifications 49 Submit Documentation Feedback Product Folder Links: TMS570LS0432 TMS570LS0332 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |