UPSD3312D datasheet(131/272 Pages) STMICROELECTRONICS

131 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD33xx

I2C interface

Doc ID 9685 Rev 7

131/272

23.10

I2C Data Shift register (S1DAT)

The S1ADR register (Table 76) holds a byte of serial data to be transmitted or it holds a

serial byte that has just been received. The MCU may access S1DAT while the SIOE is not

in the process of shifting a byte (the INTR flag indicates shifting is complete).

While transmitting, bytes are shifted out MSB first, and when receiving, bytes are shifted in

MSB first, through the Acknowledge Bit register as shown in Figure 39 on page 127.

23.10.1

Bus Wait condition

After the SIOE finishes receiving a byte in Receive mode, or transmitting a byte in Transmit

mode, the INTR flag (in S1STA) is set and automatically a wait condition is imposed on the

I2C bus (SCL held low by SIOE). In Transmit mode, this wait condition is released as soon

as the MCU writes any byte to S1DAT. In Receive mode, the wait condition is released as

soon as the MCU reads the S1DAT register.

This method allows the user to handle transmit and receive operations within an interrupt

service routine. The SIOE will automatically stall the I2C bus at the appropriate time, giving

the MCU time to get the next byte ready to transmit or time to read the byte that was just

received.

Table 76.

S1DAT: I2C Data Shift register (SFR DEh, reset value 00h)

Table 77.

S1DAT register bit definition

23.11

I2C Address register (S1ADR)

The S1ADR register (Table 78) holds the 7-bit device address used when the SIOE is

operating as a Slave. When the SIOE receives an address from a Master, it will compare

this address to the contents of S1ADR, as shown in Figure 39 on page 127.

If the 7 bits match, the INTR Interrupt flag (in S1STA) is set, and the ADDR Bit (in S1CON) is

set. The SIOE cannot modify the contents S1ADR, and S1ADR is not used during Master

mode.

Table 78.

S1ADR: I2C Address register (SFR DFh, reset value 00h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

S1DAT[7:0]

Bit

Symbol

R/W

Function

7:0

S1DAT[7:0]

R/W

Holds the data byte to be transmitted in Transmit mode, or it

holds the data byte received in Receiver mode.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SLA6

SLA5

SLA4

SLA3

SLA2

SLA1

SLA0

–

UPSD3312D bảng dữ liệu(PDF) 131 Page - STMicroelectronics

UPSD3312D bảng dữ liệu(HTML) 131 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL