AR0134CSSC00SUEAH-GEVB datasheet(11/41 Pages) ONSEMI

11 / 41 page

AR0134_DS Rev. G Pub. 6/15 EN

©Semiconductor Components Industries, LLC,2015.

AR0134: 1/3-Inch 1.2 Mp CMOS Digital Image Sensor

Configuration and Pinout

Figure 5:

Typical Configuration: Parallel Pixel Data Interface

Notes:

1. All power supplies must be adequately decoupled.

2. ON Semiconductor recommends a resistor value of 1.5k, but it may be greater for slower two-wire

speed.

3. This pull-up resistor is not required if the controller drives a valid logic level on SCLK at all times.

4. The serial interface output pads can be left unconnected if the parallel output interface is used.

5. ON Semiconductor recommends that 0.1μF and 10μF decoupling capacitors for each power supply

are mounted as close as possible to the pad. Actual values and results may vary depending on lay-

out and design considerations. Refer to the AR0134 demo headboard schematics for circuit recom-

mendations.

6. ON Semiconductor recommends that analog power planes be placed in a manner such that cou-

pling with the digital power planes is minimized.

VDD

Master clock

(6–50 MHz)

SDATA

SCLK

TEST

FLASH

FRAME_VALID

DOUT [11:0]

EXTCLK

DGND

Digital

ground

Analog

ground

Digital

core

power1

controller

From

Controller

LINE_VALID

PIXCLK

RESET_BAR

VDD_IO

Digital

I/O

power1

VAA

VAA_PIX

Analog

power1

VDD_PLL

PLL

power1

Analog

power1

VAA_PIX

VDD_IO

VDD_PLL

VDD

VAA

TRIGGER

OE_BAR

STANDBY

AGND

AR0134CSSC00SUEAH-GEVB bảng dữ liệu(PDF) 11 Page - ON Semiconductor

AR0134CSSC00SUEAH-GEVB bảng dữ liệu(HTML) 11 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

bảng dữ liệu tải về

Link URL