UM0097 datasheet(40/229 Pages) STMICROELECTRONICS

40 / 229 page

Peripheral firmware overview

UM0097

40/229

RCCU_PLL2Config

Example:

This example illustrates how to set the PLL2 multiplication factor to 28 and the divider factor

to 7.

{

...

RCCU_PLL2Config (RCCU_PLL2_Mul_28, RCCU_Div_7,4000000);

...

}

RCCU_RCLKSourceConfig

Function Name

RCCU_PLL2Config

Function Prototype

void RCCU_PLL2Config (RCCU_PLL2_Mul New_Mul,

RCCU_PLL_Div New_Div, u32 HCLK_Clock);

Behavior Description

Configures the PLL2 division and multiplication factors.

Input Parameter 1

New_Mul: the PLL2 clock multiplication factor. Refer to PLL2

multiplication factors on page 32 for more details on the allowed values

of this parameter.

Input Parameter 2

New_Div: the PLL2 clock division factor. Refer to PLL division factors on

page 32 for more details on the allowed values of this parameter.

Input Parameter 3

HCLK_Clock: the clock value present on HCLK pin (in Hz).

Output Parameter

None

Return Value

None

Required preconditions

None

Called Functions

None

Function Name

RCCU_RCLKSourceConfig

Function Prototype

void RCCU_RCLKSourceConfig(RCLK_Clocks New_Clock);

Behavior Description

This routine selects the clock source for the RCLK.

Input Parameter

New_Clock: the RCLK clock source. Refer to RCLK clock source on

page 31 for more details on the allowed values of this parameter.

Output Parameter

None

Return Value

None

Required preconditions

None

Called Functions

None

UM0097 bảng dữ liệu(PDF) 40 Page - STMicroelectronics

UM0097 bảng dữ liệu(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL