| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AN3393 bảng dữ liệu(PDF) 92 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3393 bảng dữ liệu(HTML) 92 Page - STMicroelectronics |
|
92 / 103 page ![]() First-in first-out (FIFO) buffer AN3393 92/103 DocID018750 Rev 4 The watermark flag, the FIFO overrun and FIFO empty event can be enabled to generate a dedicated interrupt on the INT1 pin by configuring the CTRL_REG6 register. P1_WTM bit drives the watermark flag (WTM) on the INT1 pin P1_OVERRUN bit drives the overrun event (OVRN) on the INT1 pin P1_EMPTY bit drives the empty event (EMPTY) on the INT1 pin. If one or more bits is set to “1”, the INT1 pin status is the logical OR combination of the selected signals. 10.3 FIFO modes The LIS3DSH FIFO buffer can be configured to operate in six different modes selectable by the FMODE[2:0] field in the FIFO_CTRL register. Available configurations ensure a high level of flexibility and extend the number of functions usable in application development. Bypass, FIFO, Stream, Stream-to-FIFO, Bypass-to-Stream and Bypass-to-FIFO modes are described in the following paragraphs. 10.3.1 Bypass mode When Bypass mode is enabled, FIFO is not operational: the buffer content is cleared, output registers (28h to 2Dh) are frozen at the last value loaded, and the FIFO buffer remains empty until another mode is selected. Follow these steps for Bypass mode configuration: 1. Turn on FIFO by setting the FIFO_EN bit to “1” in control register 6 (25h). After this operation the FIFO buffer is enabled but isn’t collecting data, output registers are frozen to the last sample set loaded. 2. Activate Bypass mode by setting the FMODE[2:0] field to “000” in the FIFO control register (2Eh). If this mode is enabled, the FIFO source register (2Fh) is forced equal to 20h. Bypass mode must be used in order to stop and reset the FIFO buffer when a different mode is operating. Note that placing the FIFO buffer into Bypass mode clears the whole buffer content. 1 0 0 11111 32 t0 + 32/ODR 1 1 0 11111 32 t0 + 33/ODR Table 101. FIFO_SRC_REG behavior assuming WTMP[4:0] = 15 (continued) WTM OVRN Empty FSS[4:0] FIFO samples Timing Table 102. CTRL_REG6 (25h) b7 b6 b5 b4 b3 b2 b1 b0 X FIFO_EN WTM_EN ADD_INC P1_ EMPTY P1_WTM P1_OVER RUN X |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |