| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
UM0434 bảng dữ liệu(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0434 bảng dữ liệu(HTML) 42 Page - STMicroelectronics |
|
42 / 390 page ![]() UM0434 Register model 43/391 – TLB configuration registers (TLB0CFG and TLB1CFG). Read-only registers that allow software to query the configuration of the TLBs. – System version register (SVR). A read-only register that identifies the version (model) and revision level of the system that includes an e200z3 processor. Note: Although other processors may implement similar or identical registers, it is not guaranteed that the implementation of e200z3-core-specific registers is consistent among PowerPC processors. All e200z3 SPR definitions comply with the Book E definitions. 4.3 e200z3-Specific Device Control Registers In addition to the SPRs, implementations may also implement one or more device control registers (DCRs). The e200z3 core implements a set of device control registers to perform a parallel signature in the parallel signature unit (PSU). These registers may not be supported by other PowerPC processors. For details, see Chapter 4.19: Parallel signature unit registers on page 103.” 4.4 Processor control registers This section discusses machine state, processor ID, processor version, and system version registers. 4.4.1 Machine state register (MSR) The MSR, shown in Figure 6, defines the state of the processor. Chapter 6: Interrupts and exceptions,” describes how the MSR is affected by interrupts. Table 6. Machine state register (MSR) MSR fields are described in Table 7. 32 36 37 38 39 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 63 Field — UCLESPE — WE CE — EE PR FP ME FE0 — DE FE1 — IS DS — Reset All zeros R/W R/W Table 7. MSR field descriptions Bits Name Description 32–36 — Reserved, should be cleared. 37 UCLE User cache lock enable. 0 Execution of the cache locking instructions is disabled in user mode (MSR[PR] = 1). Instead, the data storage interrupt is taken, and ILK or DLK is set in the ESR. 1 Execution of the cache lock instructions is enabled in user mode. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |