UM0434 datasheet(30/390 Pages) STMICROELECTRONICS

30 / 390 page

UM0434

e200z3 core complex overview

31/391

(CSRR0/CSRR1) to save state when they are taken, and they use the rfci instruction to

restore state. These interrupts can be masked by the critical enable bit, MSR[CE].

Book E defines the critical input, watchdog timer, and machine check interrupts as

critical interrupts, but the e200z3 core defines a third set of resources for the debug

interrupt, as described in

Table 4.

All interrupts except debug interrupts are ordered within the two categories of noncritical

and critical, such that only one interrupt of each category is reported, and when it is

processed (taken), no program state is lost. Because save/restore register pairs are serially

reusable, program state may be lost when an unordered interrupt is taken.

3.5.4

Interrupt registers

Table 4.

Interrupt registers

Description

Noncritical interrupt registers

SRR0

Save/restore register 0—Stores the address of the instruction causing the exception or

the address of the instruction that will execute after the rfi instruction.

SRR1

Save/restore register 1—Saves machine state on noncritical interrupts and restores

machine state after an rfi instruction is executed.

Critical interrupt registers

CSRR0

Critical save/restore register 0—On critical interrupts, stores either the address of the

instruction causing the exception or the address of the instruction that executes after the

rfci.

CSRR1

Critical save/restore register 1—Saves machine state on critical interrupts and restores

machine state after an rfci instruction is executed.

Debug interrupt registers

DSRR0

Debug save/restore register 0—Used to store the address of the instruction that will

execute after an rfdi instruction is executed.

DSRR1

Debug save/restore register 1—Stores machine state on debug interrupts and restores

machine state after an rfdi instruction is executed.

Syndrome registers

MCSR

Machine check syndrome register—Saves machine check syndrome information on

machine check interrupts.

ESR

Exception syndrome register—Provides a syndrome to differentiate among the different

kinds of exceptions that generate the same interrupt type. Upon generation of a specific

exception type, the associated bits are set and all other bits are cleared.

SPE APU interrupt registers

SPEFSCR

Signal processing and embedded floating-point status and control register—Provides

interrupt control and status as well as various condition bits associated with the

operations performed by the SPE APU.

Other interrupt registers

UM0434 bảng dữ liệu(PDF) 30 Page - STMicroelectronics

UM0434 bảng dữ liệu(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL