| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
UM0434 bảng dữ liệu(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0434 bảng dữ liệu(HTML) 79 Page - STMicroelectronics |
|
79 / 390 page ![]() Register model UM0434 80/391 37 IAC3C1 Instruction address compare 3 debug event count 1 enable. 0 Counting IAC3 debug events by counter 1 is disabled. 1 Counting IAC3 debug events by counter 1 is enabled. 38 IAC4C1 Instruction address compare 4 debug event count 1 enable. 0 Counting IAC4 debug events by counter 1 is disabled. 1 Counting IAC4 debug events by counter 1 is enabled. 39 DAC1RC1 Data address compare 1 read debug event count 1 enable(1). 0 Counting DAC1R debug events by counter 1 is disabled. 1 Counting DAC1R debug events by counter 1 is enabled. 40 DAC1WC1 Data address compare 1 write debug event count 1 enable (1). 0 Counting DAC1W debug events by counter 1 is disabled. 1 Counting DAC1W debug events by counter 1 is enabled. 41 DAC2RC1 Data address compare 2 read debug event count 1 enable (1). 0 Counting DAC2R debug events by counter 1 is disabled. 1 Counting DAC2R debug events by counter 1 is enabled. 42 DAC2WC1 Data address compare 2 write debug event count 1 enable (1). 0 Counting DAC2W debug events by counter 1 is disabled. 1 Counting DAC2W debug events by counter 1 is enabled. 43 IRPTC1 Interrupt taken debug event count 1 enable. 0 Counting IRPT debug events by counter 1 is disabled. 1 Counting IRPT debug events by counter 1 is enabled. 44 RETC1 Return debug event count 1 enable. 0 Counting RET debug events by counter 1 is disabled. 1 Counting RET debug events by counter 1 is enabled. 45 DEVT1C2 External debug event 1 count 2 enable. 0 Counting DEVT1 debug events by counter 2 is disabled. 1 Counting DEVT1 debug events by counter 2 is enabled. 46 DEVT2C2 External debug event 2 count 2 enable. 0 Counting DEVT2 debug events by counter 2 is disabled. 1 Counting DEVT2 debug events by counter 2 is enabled. 47 ICMPC2 Instruction complete debug event count 2 enable. 0 Counting ICMP debug events by counter 2 is disabled. 1 Counting ICMP debug events by counter 2 is enabled. ICMP events are masked by MSR[DE] = 0 when operating in internal debug mode. 48 IAC1C2 Instruction address compare 1 debug event count 2 enable. 0 Counting IAC1 debug events by counter 2 is disabled. 1 Counting IAC1 debug events by counter 2 is enabled. 49 IAC2C2 Instruction address compare2 debug event count 2 enable. 0 Counting IAC2 debug events by counter 2 is disabled. 1 Counting IAC2 debug events by counter 2 is enabled. Table 56. DBCR3 field descriptions (continued) Bits Name Description |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |