CY8C58LP datasheet(25/122 Pages) CYPRESS

25 / 122 page

PRELIMINARY

PSoC® 5LP: CY8C58LP Family

Datasheet

Document Number: 001-84932 Rev. **

Page 25 of 122

Figure 6-4. PSoC Power System

Note

The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as

shown in Figure 2-6.

You can power the device in internally regulated mode, where the voltage applied to the VDDx pins is as high as 5.5 V, and the internal

regulators provide the core voltages. In this mode, do not apply power to the V

CCx pins, and do not tie the VDDx pins to the VCCx

pins.

You can also power the device in externally regulated mode, that is, by directly powering the VCCD and VCCA pins. In this configuration,

the VDDD pins should be shorted to the VCCD pins and the VDDA pin should be shorted to the VCCA pin. The allowed supply range in

this configuration is 1.71 V to 1.89 V. After power up in this configuration, the internal regulators are on by default, and should be

disabled to reduce power consumption.

VSSB

VDDIO0

VSSA

VCCA

VDDA

Digital

Regulators

Analog

Regulator

Analog

Domain

Digital

Domain

I2C

Regulator

Sleep

Regulator

Hibernate

Regulator

I/O Supply

VDDIO2

VDDIO0

VDDIO3

VDDIO1

0.1 µF

VDDD

1 µF

VDDA

0.1 µF

CY8C58LP bảng dữ liệu(PDF) 25 Page - Cypress Semiconductor

CY8C58LP bảng dữ liệu(HTML) 25 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL