CY8C58LP datasheet(63/122 Pages) CYPRESS

63 / 122 page

PRELIMINARY

PSoC® 5LP: CY8C58LP Family

Datasheet

Document Number: 001-84932 Rev. **

Page 63 of 122

11.2 Device Level Specifications

Specifications are valid for –40 °C

≤ TA ≤ 85 °C and TJ ≤ 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V,

except where noted. Unless otherwise specified, all charts and graphs show typical values.

11.2.1 Device Level Specifications

Notes

15. The power supplies can be brought up in any sequence however once stable Vdda must be greater than or equal to all other supplies.

16. The VDDIO supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin ≤ VDDIO ≤ VDDA.

17. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective datasheets, available in

PSoC Creator, the integrated design environment. To estimate total current, find CPU current at frequency of interest and add peripheral currents for your particular

system from the device datasheet and component datasheets.

18. Based on device characterization (Not production tested).

Table 11-2. DC Specifications

Parameter

Description

Conditions

Min

Typ

Max

Units

VDDA

Analog supply voltage and input to analog core

regulator

Analog core regulator enabled

1.8

–

5.5

VDDA

Analog supply voltage, analog regulator bypassed Analog core regulator disabled

1.71

1.8

1.89

VDDD

Digital supply voltage relative to VSSD

Digital core regulator enabled

1.8

–

VDDA[15]

VDDD

Digital supply voltage, digital regulator bypassed

Digital core regulator disabled

1.71

1.8

1.89

VDDIO[16]

I/O supply voltage relative to VSSIO

1.71

–

VDDA[15]

VCCA

Direct analog core voltage input (Analog regulator

bypass)

Analog core regulator disabled

1.71

1.8

1.89

VCCD

Direct digital core voltage input (Digital regulator

bypass)

Digital core regulator disabled

1.71

1.8

1.89

Active Mode

IDD[17]

Sum of digital and analog IDDD + IDDA. IDDIOX for

I/Os not included. IMO enabled, bus clock and CPU

clock enabled. CPU executing complex program

from flash.[18]

VDDX = 2.7 V to 5.5 V;

FCPU = 3 MHz

T = –40 °C

–

1.9

3.8

T = 25 °C

–

1.9

3.8

T = 85 °C

–

23.8

VDDX = 2.7 V to 5.5 V;

FCPU = 6 MHz

T = –40 °C

–

3.1

T = 25 °C

–

3.1

T = 85 °C

–

3.2

VDDX = 2.7 V to 5.5 V;

FCPU = 12 MHz

T = –40 °C

–

5.4

T = 25 °C

–

5.4

T = 85 °C

–

5.6

VDDX = 2.7 V to 5.5 V;

FCPU = 24 MHz

T = –40 °C

–

8.9

10.5

T = 25 °C

–

8.9

10.5

T = 85 °C

–

9.1

10.5

VDDX = 2.7 V to 5.5 V;

FCPU = 48 MHz

T = –40 °C

–

15.5

T = 25 °C

–

15.4

T = 85 °C

–

15.7

VDDX = 2.7 V to 5.5 V;

FCPU = 62 MHz

T = –40 °C

–

19.5

T = 25 °C

–

19.5

T = 85 °C

–

18.5

19.5

CY8C58LP bảng dữ liệu(PDF) 63 Page - Cypress Semiconductor

CY8C58LP bảng dữ liệu(HTML) 63 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL