| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SPEAR300 bảng dữ liệu(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR300 bảng dữ liệu(HTML) 12 Page - STMicroelectronics |
|
12 / 83 page ![]() Architecture overview SPEAr300 12/83 Doc ID 16324 Rev 2 2.2 System controller The System Controller provides an interface for controlling the operation of the overall system. Main features: ● Power saving system mode control ● Crystal oscillator and PLL control ● Configuration of system response to interrupts ● Reset status capture and soft reset generation ● Watchdog and timer module clock enable ● Remap control ● General purpose peripheral control r ● System and peripheral clock control and status 2.2.1 Clock and reset system The clock system is a fully programmable block that generates all the clocks for the SPEAr300. The default operating clock frequencies are: ● CPU_CLK @ 333 MHz for the CPU. ● HCLK @ 166 MHz for AHB bus and AHB peripherals. ● PCLK @ 83 MHz for, APB bus and APB peripherals. ● DDR_CLK @ 100-333 MHz for DDR memory interface. The above frequencies are the maximum allowed values. The clock frequencies can be modified by programming the clock system registers. The clock system consists of 2 main parts: a multi clock generator block and two internal PLLs. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |