MPC8569E datasheet(56/127 Pages) FREESCALE

56 / 127 page

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Ethernet Interface

Freescale Semiconductor

2.6.3.1.2

GMII Receive AC Timing Specifications

The following table provides the GMII receive AC timing specifications.

The following figure provides the GMII AC test load.

Figure 13. GMII AC Test Load

The following figure shows the GMII receive AC timing diagram.

Figure 14. GMII Receive AC Timing Diagram

2.6.3.2

MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

Table 26. GMII Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter

Symbol

Min

Typ

Max

Unit

Note

RX_CLK clock period

tGRX

7.5

—

RX_CLK duty cycle

tGRXH/tGRX

—

RXD[7:0], RX_DV, RX_ER setup time to RX_CLK

tGRDVKH

2.0

—

RXD[7:0], RX_DV, RX_ER hold time to RX_CLK

tGRDXKH

0.2

—

RX_CLK clock rise time (20%–80%)

tGRXR

——

1.0

RX_CLK clock fall time (80%–20%)

tGRXF

——

1.0

Note:

1. The frequency of RX_CLK should not exceed frequency of gigabit Ethernet reference clock by more than 300 ppm

2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is

guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing

Output

Z0 = 50 Ω

LVDD/2

RL = 50 Ω

RX_CLK

RXD[7:0]

tGRDXKH

tGRX

tGRXH

tGRXR

tGRXF

tGRDVKH

RX_DV

RX_ER

MPC8569E bảng dữ liệu(PDF) 56 Page - Freescale Semiconductor, Inc

MPC8569E bảng dữ liệu(HTML) 56 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL