công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STM32F407IE bảng dữ liệu(PDF) 65 Page - STMicroelectronics

tên linh kiện STM32F407IE
Giải thích chi tiết về linh kiện  USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F407IE bảng dữ liệu(HTML) 65 Page - STMicroelectronics

Back Button STM32F407IE Datasheet HTML 61Page - STMicroelectronics STM32F407IE Datasheet HTML 62Page - STMicroelectronics STM32F407IE Datasheet HTML 63Page - STMicroelectronics STM32F407IE Datasheet HTML 64Page - STMicroelectronics STM32F407IE Datasheet HTML 65Page - STMicroelectronics STM32F407IE Datasheet HTML 66Page - STMicroelectronics STM32F407IE Datasheet HTML 67Page - STMicroelectronics STM32F407IE Datasheet HTML 68Page - STMicroelectronics STM32F407IE Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 154 page
background image
STM32F405xx, STM32F407xx
Electrical characteristics
Doc ID 022152 Rev 1
65/154
Table 17.
Typical and maximum current consumption in Run mode, code with data processing
running from Flash memory (ART accelerator enabled) or RAM (1)(2)
Symbol
Parameter
Conditions
fHCLK
Typ
Max(3)
Unit
TA =
25 °C
TA =
85 °C
TA =
105 °C
IDD
Supply current in
Run mode
External clock(4), all
peripherals enabled(5)
168 MHz
86.8
TBD
TBD
mA
144 MHz
67
TBD
TBD
120 MHz
56.2
TBD
TBD
90 MHz
43.5
TBD
TBD
60 MHz
29.7
TBD
TBD
30 MHz
16.3
TBD
TBD
25 MHz
12.4
TBD
TBD
16 MHz(6)
8.7
TBD
TBD
8 MHz
5.1
TBD
TBD
4 MHz
3.3
TBD
TBD
2 MHz
2.4
TBD
TBD
External clock(4), all
peripherals disabled
168 MHz
39.8
TBD
TBD
144 MHz
30.8
TBD
TBD
120 MHz
26
TBD
TBD
90 MHz
20.4
TBD
TBD
60 MHz
14.3
TBD
TBD
30 MHz
8.2
TBD
TBD
25 MHz
6.4
TBD
TBD
16 MHz(6)
4.75
TBD
TBD
8 MHz
3
TBD
TBD
4 MHz
2.3
TBD
TBD
2 MHz
2
TBD
TBD
1.
Code and data processing running from SRAM1 using boot pins.
2.
TBD stands for “to be defined”.
3.
Based on characterization, tested in production at VDD max and fHCLK max with peripherals enabled.
4.
External clock is 4 MHz and PLL is on when fHCLK > 25 MHz.
5.
When the ADC is on (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC for
the analog part.
6.
In this case HCLK = system clock/2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com