 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
IMX53CEC bảng dữ liệu(PDF) 162 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
IMX53CEC bảng dữ liệu(HTML) 162 Page - Freescale Semiconductor, Inc |
|
|
162 / 204 page  i.MX53xD Applications Processors for Consumer Products, Rev. 2 162 Freescale Semiconductor Package Information and Contact Assignments EIM_EB1 AB5 NVCC_EIM_MAIN UHVIO ALT0 EXTMC emi_EIM_EB[1] Output2 — EIM_EB2 Y3 NVCC_EIM_MAIN UHVIO ALT1 GPIO-2 gpio2_GPIO[30] Input 100 K Ω PU EIM_EB3 Y4 NVCC_EIM_MAIN UHVIO ALT1 GPIO-2 gpio2_GPIO[31] Input 100 K Ω PU EIM_LBA AA6 NVCC_EIM_MAIN UHVIO ALT0 EXTMC emi_EIM_LBA Output2 — EIM_OE V8 NVCC_EIM_MAIN UHVIO ALT0 EXTMC emi_EIM_OE Output — EIM_RW AB4 NVCC_EIM_MAIN UHVIO ALT0 EXTMC emi_EIM_RW Output — EIM_WAIT AB9 NVCC_EIM_MAIN UHVIO ALT0 EXTMC emi_EIM_WAIT Output — EXTAL AB11 NVCC_XTAL ANALOG — EXTAL OSC EXTAL — — FASTR_ANA E18 NVCC_CKIH ANALOG — — (reserved, tie to ground) —— FASTR_DIG E17 NVCC_CKIH ANALOG — — (reserved, tie to ground) —— FEC_CRS_DV D11 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[25] Input 100 K Ω PU FEC_MDC E10 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[31] Input 100 K Ω PU FEC_MDIO D12 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[22] Input 100 K Ω PU FEC_REF_CL K E12 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[23] Input 100 K Ω PU FEC_RX_ER F12 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[24] Input 100 K Ω PU FEC_RXD0 C11 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[27] Input 100 K Ω PU FEC_RXD1 E11 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[26] Input 100 K Ω PU FEC_TX_EN C10 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[28] Input 360 K Ω PD FEC_TXD0 F10 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[30] Input 100 K Ω PU FEC_TXD1 D10 NVCC_FEC UHVIO ALT1 GPIO-1 gpio1_GPIO[29] Input 100 K Ω PU GPIO_0 C8 NVCC_GPIO UHVIO ALT1 GPIO-1 gpio1_GPIO[0] Input 360 K Ω PD GPIO_1 B7 NVCC_GPIO UHVIO ALT1 GPIO-1 gpio1_GPIO[1] Input 360 K Ω PD GPIO_10 W16 TVDAC_AHVDDRG B GPIO ALT0 GPIO-4 gpio4_GPIO[0] Input 100 K Ω PU GPIO_11 V17 TVDAC_AHVDDRG B GPIO ALT0 GPIO-4 gpio4_GPIO[1] Input 100 K Ω PU GPIO_12 W17 TVDAC_AHVDDRG B GPIO ALT0 GPIO-4 gpio4_GPIO[2] Input 100 K Ω PU Table 112. 19 x 19 mm Signal Assignments, Power Rails, and I/O (continued) Contact Name Package Contact Assign ment Power Rail I/O Buffer Type Out of Reset Condition1 Alt. Mode Block I/O Direction Config./ Value |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
