IMX53CEC datasheet(83/204 Pages) FREESCALE

83 / 204 page

Electrical Characteristics

i.MX53xD Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

4.7.7

I2C Module Timing Parameters

This section describes the timing parameters of the I2C module. Figure 43 depicts the timing of I2C

module, and Table 57 lists the I2C module timing characteristics.

Figure 43. I2C Bus Timing

Table 57. I2C Module Timing Parameters

Parameter

Standard Mode

Supply Voltage =

1.65 V–1.95 V, 2.7 V–3.3 V

Fast Mode

Supply Voltage =

2.7 V–3.3 V

Unit

Min

Max

Min

Max

IC1

I2CLK cycle time

—

2.5

—

µs

IC2

Hold time (repeated) START condition

4.0

—

0.6

—

µs

IC3

Set-up time for STOP condition

4.0

—

0.6

—

µs

IC4

Data hold time

1 A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the

falling edge of I2CLK.

3.452

2 The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC5) of the I2CLK signal.

0.92

µs

IC5

HIGH Period of I2CLK Clock

4.0

—

0.6

—

µs

IC6

LOW Period of the I2CLK Clock

4.7

—

1.3

—

µs

IC7

Set-up time for a repeated START condition

4.7

—

0.6

—

µs

IC8

Data set-up time

250

—

1003

3 A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement of Set-up time (ID No IC7)

of 250 ns must be met. This automatically is the case if the device does not stretch the LOW period of the I2CLK signal.

If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line

max_rise_time (IC9) + data_setup_time (IC7) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification)

before the I2CLK line is released.

—ns

IC9

Bus free time between a STOP and START condition

4.7

—

1.3

—

µs

IC10

Rise time of both I2DAT and I2CLK signals

—

1000

20 + 0.1Cb

4 C

b = total capacitance of one bus line in pF.

300

IC11

Fall time of both I2DAT and I2CLK signals

—

300

20 + 0.1Cb

300

IC12

Capacitive load for each bus line (Cb)

—

400

—

400

IC10

IC11

IC9

IC2

IC8

IC4

IC7

IC3

IC6

IC10

IC5

IC11

START

STOP

START

I2DAT

I2CLK

IC1

IMX53CEC bảng dữ liệu(PDF) 83 Page - Freescale Semiconductor, Inc

IMX53CEC bảng dữ liệu(HTML) 83 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL