IMX53CEC datasheet(70/204 Pages) FREESCALE

70 / 204 page

i.MX53xD Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

Electrical Characteristics

4.7.2.2

CSPI Slave Mode Timing

Figure 33 depicts the timing of CSPI in slave mode. Timing characteristics were not available at the time

of publication.

Figure 33. CSPI/ECSPI Slave Mode Timing Diagram

4.7.2.3

ECSPI Master Mode Timing

Figure 32 depicts the timing of ECSPI in master mode. Table 47 lists the ECSPI master mode timing

characteristics.

CS9

MISO Hold Time

tHmiso

5—

CS10

RDY to SSx Time2

tSDRY

5—

1 See specific I/O AC parameters Section 4.5, “I/O AC Parameters”

2 SPI_RDY is sampled internally by ipg_clk and is asynchronous to all other CSPI signals.

Table 47. ECSPI Master Mode Timing Parameters

Parameter

Symbol

Min

Max

Unit

CS1

SCLK Cycle Time–Read

SCLK Cycle Time–Write

tclk

—ns

CS2

SCLK High or Low Time–Read

SCLK High or Low Time–Write

tSW

—ns

CS3

SCLK Rise or Fall1

tRISE/FALL

——

CS4

SSx pulse width

tCSLH

Half SCLK period

—

CS5

SSx Lead Time (CS setup time)

tSCS

5—

CS6

SSx Lag Time (CS hold time)

tHCS

5—

CS7

MOSI Propagation Delay (CLOAD =20pF)

tPDmosi

-0.5

2.5

CS8

MISO Setup Time

tSmiso

8.5

—

Table 46. CSPI Master Mode Timing Parameters (continued)

Parameter

Symbol

Min

Max

Unit

CS1

CS7

CS8

CS2

CS4

CS6

CS5

CS9

SCLK

SSx

MISO

MOSI

IMX53CEC bảng dữ liệu(PDF) 70 Page - Freescale Semiconductor, Inc

IMX53CEC bảng dữ liệu(HTML) 70 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL