ADSP-BF504 datasheet(53/80 Pages) AD

53 / 80 page

Preliminary Technical Data

Rev. PrC

Page 53 of 80

January 2010

ADSP-BF504/F,ADSP-BF506F

FLASH PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES

The program and erase times and the number of program/ erase

cycles per block are shown in Table 43. Exact erase times may

change depending on the memory array condition. The best

case is when all the bits in the block or bank are at ‘0’ (pre pro-

grammed). The worst case is when all the bits in the block or

bank are at ‘1’ (not pre programmed). Usually, the system over-

head is negligible with respect to the erase time.

FLASH – ABSOLUTE MAXIMUM RATINGS

Table 44 shows the ADC absolute maximum ratings.

Table 43. Program/Erase Times and Endurance Cycles

Parameter

Condition

Typ

Typ after 100 k

W/E cycles

Max

Unit

Erase

Parameter Block (4K word)1

Main Block (32K word)

Pre Programmed

Not Pre Programmed

0.3

0.8

2.5

Program2

Word

Parameter Block (4K word)

Main Block (32K word)

300

100

μs

Suspend Latency

Program

Erase

μs

Program/Erase

Cycles (per Block)

Main Blocks

Parameter Blocks

100,000

Cycles

1 The difference between pre programmed and not pre programmed is not significant (< 30 ms).

2 Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).

Table 44. Flash Absolute Maximum Ratings

Parameter

Rating

Junction Temperature While Biased

See Table 20 on

Page 30

Storage Temperature Range

–65

°C to +150°C

Flash Memory Supply Voltage (VDDFLASH) –0.2 V to +2.45 V

ADSP-BF504 bảng dữ liệu(PDF) 53 Page - Analog Devices

ADSP-BF504 bảng dữ liệu(HTML) 53 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL