ENC424J600 datasheet(76/168 Pages) MICROCHIP

76 / 168 page

ENC424J600/624J600

DS39935C-page 74

 2010 Microchip Technology Inc.

7.3

Transmit Only Reset

A Transmit Only Reset is performed by setting the

TXRST bit (ECON2<6>). The transmit logic is held in

Reset until the bit is cleared. Any pending transmission

is aborted and TXRTS (ECON1<1>) is cleared. To

resume normal operation, clear the TXRST bit.

Both the POR and System Resets automatically perform

a Transmit Reset, so this step does not need to be per-

formed after a System or Power-on Reset. Only the

transmit logic is affected by this operation. Other register

and control blocks are not affected by this event.

7.4

Receive Only Reset

A Receive Only Reset is performed by setting the

RXRST bit (ECON2<5>). The receive logic is held in

Reset until the bit is cleared. Any packet being received

is aborted and RXEN (ECON1<0>) is cleared. To

resume normal operation, clear the RXRST bit.

Both the POR and System Resets automatically perform

a Receive Reset, so this step does not need to be per-

formed after a System or Power-on Reset. Only the

receive logic is affected by this operation. Other register

and control blocks are not affected by this event.

Following a Receive Only Reset, it is necessary to

manually reconfigure the RX SFRs for normal receive

operation again. For example, applications must clear

the PKTCNT field in ESTAT by setting the PKTDEC bit

(ECON1<8>) enough times for the count to reach zero.

Similarly, applications must reset the ERXST and

ERXTAIL Pointers before enabling reception again with

the RXEN bit.

7.5

PHY Subsystem Reset

The PHY module may be reset by setting the PRST bit

(PHCON1<15>). The PHY register contents all revert

to their default values.

Unlike the Transmit and Receive Only Resets, the PHY

cannot be removed from Reset immediately after setting

PRST. The PHY requires a delay, after which the

hardware automatically clears the PRST bit. It is recom-

mended that, after issuing a Reset, the host controller

polls PRST and waits for it to be cleared by hardware

before using the PHY.

The POR and System Resets automatically perform a

PHY Reset, so this step does not need to be performed

after a System or Power-on Reset. Only the PHY is

affected by this operation. Other register and control

blocks are not affected by this event.

ENC424J600 bảng dữ liệu(PDF) 76 Page - Microchip Technology

ENC424J600 bảng dữ liệu(HTML) 76 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL