| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PIC18F44J10 bảng dữ liệu(PDF) 181 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18F44J10 bảng dữ liệu(HTML) 181 Page - Microchip Technology |
|
181 / 368 page ![]() © 2009 Microchip Technology Inc. DS39682E-page 179 PIC18F45J10 FAMILY 16.4.7.2 Clock Arbitration Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 16-18). FIGURE 16-18: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION SDAx SCLx SCLx deasserted but slave holds DX – 1 DX BRG SCLx is sampled high, reload takes place and BRG starts its count 03h 02h 01h 00h (hold off) 03h 02h Reload BRG Value SCLx low (clock arbitration) SCLx allowed to transition high BRG decrements on Q2 and Q4 cycles |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |