PIC18F44J10 datasheet(94/368 Pages) MICROCHIP

94 / 368 page

PIC18F45J10 FAMILY

DS39682E-page 92

9.4

IPR Registers

The IPR registers contain the individual priority bits for

the peripheral interrupts. Due to the number of

peripheral interrupt sources, there are three Peripheral

Interrupt Priority registers (IPR1, IPR2, IPR3). Using

the priority bits requires that the Interrupt Priority

Enable (IPEN) bit be set.

IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1

PSPIP(1)

ADIP

RCIP

TXIP

SSP1IP

CCP1IP

TMR2IP

TMR1IP

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

PSPIP:

Parallel Slave Port Read/Write Interrupt Priority bit(1)

=High priority

= Low priority

bit 6

ADIP:

A/D Converter Interrupt Priority bit

=High priority

= Low priority

bit 5

RCIP:

EUSART Receive Interrupt Priority bit

=High priority

= Low priority

bit 4

TXIP:

EUSART Transmit Interrupt Priority bit

=High priority

= Low priority

bit 3

SSP1IP:

Master Synchronous Serial Port 1 Interrupt Priority bit

=High priority

= Low priority

bit 2

CCP1IP:

ECCP1/CCP1 Interrupt Priority bit

=High priority

= Low priority

bit 1

TMR2IP:

TMR2 to PR2 Match Interrupt Priority bit

=High priority

= Low priority

bit 0

TMR1IP:

TMR1 Overflow Interrupt Priority bit

=High priority

= Low priority

Note 1:

This bit is not implemented on 28-pin devices and should be read as ‘0’.

PIC18F44J10 bảng dữ liệu(PDF) 94 Page - Microchip Technology

PIC18F44J10 bảng dữ liệu(HTML) 94 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL