HD64F2149YV datasheet(348/1075 Pages) RENESAS

348 / 1075 page

Section 11 16-Bit Free-Running Timer

Rev. 3.00 Jan 18, 2006 page 320 of 1044

REJ09B0280-0300

Bit 4—Input Capture Flag D (ICFD): This status flag indicates that the FRC value has been

transferred to ICRD by means of an input capture signal. When BUFEB = 1, on occurrence of the

signal transition in FTID (input capture signal) specified by the IEDGD bit, ICFD is set but data is

not transferred to ICRD. Therefore, in buffer operation, ICFD can be used as an external interrupt

by setting the ICIDE bit to 1.

ICFD must be cleared by software. It is set by hardware, however, and cannot be set by software.

Bit 4

ICFD

Description

[Clearing condition]

Read ICFD when ICFD = 1, then write 0 in ICFD

(Initial value)

[Setting condition]

When an input capture signal is received

Bit 3—Output Compare Flag A (OCFA): This status flag indicates that the FRC value matches

the OCRA value. This flag must be cleared by software. It is set by hardware, however, and

cannot be set by software.

Bit 3

OCFA

Description

[Clearing condition]

Read OCFA when OCFA = 1, then write 0 in OCFA

(Initial value)

[Setting condition]

When FRC = OCRA

Bit 2—Output Compare Flag B (OCFB): This status flag indicates that the FRC value matches

the OCRB value. This flag must be cleared by software. It is set by hardware, however, and cannot

be set by software.

Bit 2

OCFB

Description

[Clearing condition]

Read OCFB when OCFB = 1, then write 0 in OCFB

(Initial value)

[Setting condition]

When FRC = OCRB

HD64F2149YV bảng dữ liệu(PDF) 348 Page - Renesas Technology Corp