HD64F2149YV datasheet(22/1075 Pages) RENESAS

22 / 1075 page

Rev. 3.00 Jan 18, 2006 page xxii of xxviii

16.3

Operation .......................................................................................................................... 523

16.3.1 I

2C Bus Data Format ............................................................................................ 523

16.3.2 Master Transmit Operation .................................................................................. 525

16.3.3 Master Receive Operation.................................................................................... 527

16.3.4 Slave Receive Operation...................................................................................... 530

16.3.5 Slave Transmit Operation .................................................................................... 532

16.3.6 IRIC Setting Timing and SCL Control ................................................................ 534

16.3.7 Automatic Switching from Formatless Mode to I

2C Bus Format ........................ 536

16.3.8 Operation Using the DTC .................................................................................... 537

16.3.9 Noise Canceler ..................................................................................................... 538

16.3.10 Sample Flowcharts............................................................................................... 538

16.3.11 Initialization of Internal State .............................................................................. 543

16.4

Usage Notes ...................................................................................................................... 545

Section 17 Keyboard Buffer Controller ........................................................................ 559

17.1

Overview........................................................................................................................... 559

17.1.1 Features................................................................................................................ 559

17.1.2 Block Diagram ..................................................................................................... 560

17.1.3 Input/Output Pins ................................................................................................. 561

17.1.4 Register Configuration......................................................................................... 561

17.2

Register Descriptions ........................................................................................................ 562

17.2.1 Keyboard Control Register H (KBCRH) ............................................................. 562

17.2.2 Keyboard Control Register L (KBCRL) .............................................................. 564

17.2.3 Keyboard Data Buffer Register (KBBR) ............................................................. 566

17.2.4 Module Stop Control Register (MSTPCR) .......................................................... 567

17.3

Operation .......................................................................................................................... 567

17.3.1 Receive Operation................................................................................................ 567

17.3.2 Transmit Operation .............................................................................................. 569

17.3.3 Receive Abort ...................................................................................................... 572

17.3.4 KCLKI and KDI Read Timing............................................................................. 575

17.3.5 KCLKO and KDO Write Timing......................................................................... 576

17.3.6 KBF Setting Timing and KCLK Control ............................................................. 577

17.3.7 Receive Timing.................................................................................................... 578

17.3.8 KCLK Fall Interrupt Operation............................................................................ 579

17.3.9 Usage Note........................................................................................................... 580

Section 18A Host Interface

X-Bus Interface (XBS) ............................................................................. 581

18A.1 Overview.......................................................................................................................... 581

18A.1.1 Features ............................................................................................................ 581

18A.1.2 Block Diagram ................................................................................................. 582

HD64F2149YV bảng dữ liệu(PDF) 22 Page - Renesas Technology Corp

HD64F2149YV bảng dữ liệu(HTML) 22 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL