M16CSLASH29 datasheet(114/499 Pages) RENESAS

114 / 499 page

10. Watchdog Timer

page 90

Figure 10.2 WDC Register and WDTS Register

10.1 Count Source Protective Mode

In this mode, a on-chip oscillator clock is used for the watchdog timer count source. The watchdog timer

can be kept being clocked even when CPU clock stops as a result of run-away.

Before this mode can be used, the following register settings are required:

(1) Set the PRC1 bit in the PRCR register to 1 (enable writes to PM1 and PM2 registers).

(2) Set the PM12 bit in the PM1 register to 1 (reset when the watchdog timer underflows).

(3) Set the PM22 bit in the PM2 register to 1 (on-chip oscillator clock used for the watchdog timer count source).

(4) Set the PRC1 bit in the PRCR register to 0 (disable writes to PM1 and PM2 registers).

(5) Write to the WDTS register (watchdog timer starts counting).

Setting the PM22 bit to 1 results in the following conditions

• The on-chip oscillator continues oscillating even if the CM21 bit in the CM2 register is set to "0" (main clock

or PLL clock) (system clock of count source selected by the CM21 bit is valid)

• The on-chip oscillator starts oscillating, and the on-chip oscillator clock becomes the watchdog timer

count source.

• The CM10 bit in the CM1 register is disabled against write. (Writing a 1 has no effect, nor is stop mode entered.)

• The watchdog timer does not stop when in wait mode.

Watchdog timer period =

Watchdog timer count (32768)

on-chip oscillator clock

Watchdog Timer Start Register

Symbol

Address

After Reset

WDTS

000E16

Undefined

Function

The watchdog timer is initialized and starts counting after a write instruction

to this register. The watchdog timer value is always initialized to 7FFF16

regardless of whatever value is written.

Watchdog Timer Control Register

Symbol

Address

After Reset

WDC

000F16

00XXXXXX2

Function

Bit Symbol

b7 b6 b5 b4 b3 b2 b1 b0

High-order bits of watchdog timer

WDC7

Bit Name

Prescaler select bit

0 : Divided by 16

1 : Divided by 128

Reserved bit

Set to 0

(b4-b0)

(b6)

(b5)

Reserved bit

Set to 0

M16C/29 bảng dữ liệu(PDF) 114 Page - Renesas Technology Corp

M16C/29 bảng dữ liệu(HTML) 114 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL