| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M16C/29 bảng dữ liệu(PDF) 110 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 bảng dữ liệu(HTML) 110 Page - Renesas Technology Corp |
|
110 / 499 page ![]() 9. Interrupts p u o r G 9 2 / C 6 1 M page 86 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R Interrupt control circuit KUPIC register Key input interrupt request KI3 KI2 KI1 KI0 PU25 bit in the PUR2 register PD10_7 bit in the PD10 register Pull-up transistor PD10_7 bit in the PD10 register PD10_6 bit in the PD10 register PD10_5 bit in the PD10 register PD10_4 bit in the PD10 register Pull-up transistor Pull-up transistor Pull-up transistor ______ 9.7 NMI Interrupt _______ _______ An NMI interrupt request is generated when input on the NMI pin changes state from high to low, after the _______ ______ NMI interrupt was enabled by writing a 1 to bit 4 in the register PM2. The NMI interrupt is a non-maskable interrupt, once it is enabled. _______ The input level of this NMI interrupt input pin can be read by accessing the P8_5 bit in the P8 register. _______ NMI is disabled by default after reset (the pin is a GPIO pin, P85) and can be enabled using bit 4 in the PM2 register. Once enabled, it can only be disabled by a reset signal. _______ The NMI input has a digital debounce function for noise rejection. Refer to "19.6 Digital Debounce func- _______ tion " for details. When using NMI interrupt to exit stop mode, set the NDDR register to FF16 before entering stop mode. 9.8 Key Input Interrupt A key input interrupt is generated when input on any of the P104 to P107 pins which has had bits PD10_7 to PD10_4 in the PD10 register set to 0 (= input) goes low. Key input interrupts can be used for a key-on wakeup function to get the MCU to exit stop or wait modes. However, if you intend to use the key input interrupt, do not use P104 to P107 as analog input ports. Figure 9.12 shows the block diagram of the key input interrupt. Note, however, that while input on any pin which has had bits PD10_7 to PD10_4 set to 0 (= input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts. Figure 9.12 Key Input Interrupt |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |