M16CSLASH29 datasheet(66/499 Pages) RENESAS

66 / 499 page

5. Resets

page 42

Figure 5.8 Low Voltage Detection Interrupt Generation Block

Figure 5.9 Low voltage Detection Interrupt Generation Circuit Operation Example

Low voltage detection interrupt generation circuit

Watchdog

timer interrupt

signal

D42 bit is set to 0 (not detected) by

writing a 0 in a program. VC27 bit is

set to 0 (low voltage detection circuit

disabled), the D42 bit is set to 0.

VC27

VC13

Low voltage detection circuit

D4INT clock(the

clock with which it

operates also in

wait mode)

D42

DF1, DF0

1/2

002

012

102

112

1/2

1/8

Non-maskable

interrupt signal

Oscillation stop,

re-oscillation

detection

interrupt signal

Low voltage

detection

interrupt signal

Watchdog timer block

This bit is set to 0 (not detected) by writing a 0 by program.

Watchdog timer

underflow signal

D43

D41

CM02

WAIT instruction (wait mode)

D40

VCC

Vref

Noise

rejection

(Rejection wide:200 ns)

Low voltage detection

signal

“H” when VC27 bit = 0

(disabled)

Noise rejection

circuit

Digital

filter

CM10

Output of the digital filter (2)

D42 bit

Low voltage detection

interrupt signal

No low voltage detection interrupt signals are

generated when the D42 bit is 1.

sampling

Set to 0 by

program (not

detected)

VC13 bit

VCC

sampling

samplingsampling

Set to 0 by a

program (not

detected)

NOTES:

1. D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled).

2. Output of the digital filter shown in Figure 5.8.

M16C/29 bảng dữ liệu(PDF) 66 Page - Renesas Technology Corp

M16C/29 bảng dữ liệu(HTML) 66 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL