ST20-GP1 datasheet(107/116 Pages) STMICROELECTRONICS

107 / 116 page

ST20-GP1

107/116

19.5 Parallel port timings

19.5.1 Dreq/Dack protocol

In this mode the two control pins PlinknotReq (Dreq) and PlinknotAck (Dack) are active low. The

initial (inactive) state of the two control wires is high.

Notes:

This will be a maximum of 200 ns if the port is already programmed either to accept another

byte or to write another byte and the port has the data available. In the extreme case for a

PLink output this value could be very large if the link has to wait for other external accesses

to complete before it can read the data to write out through the PLink.

Figure 19.6 Byte-wide parallel port timings when using the Dreq/Dack protocol

Symbol Parameter

Min

Max

Units

PLink is output tPALPDV

PlinknotAck falling transition to PlinkData valid

100

tPAHDOX PlinkData hold time after rising edge of PlinknotAck

tPAHDOZ PlinkData output tristate time from PlinknotAck rising edge

PLink is input

tPAHDIX

PlinkData hold after PlinknotAck rising edge

tPALDIV

PlinkData valid after PlinknotAck falling edge

PLink is input

or output

tPAHPRL

PlinknotAck rising edge to succeeding PlinknotReq falling edge

tPALPAH

PlinknotAck low time

340

tPRLPAL

Time between the input PlinknotReq falling and the output Plin-

knotAck falling

see

note 1

Table 19.5 Timings for Dreq/Dack protocol

PlinknotReq

PlinknotAck

PlinkData0-7

tPALDOV

tPALPAH

tPAHDOX

tPRLPAL

PlinkData0-7

tPAHDOZ

tPAHPRL

(Dreq)

(Dack)

tPALDIV

tPAHDIX

(Output)

(Input)

ST20-GP1 bảng dữ liệu(PDF) 107 Page - STMicroelectronics

ST20-GP1 bảng dữ liệu(HTML) 107 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL