ST20-GP1 datasheet(50/116 Pages) STMICROELECTRONICS

50 / 116 page

ST20-GP1

50/116

Programmable memory interface

The ST20-GP1 programmable memory interface provides glueless support for up to four banks of

SRAM or ROM memory. Sufﬁcient conﬁguration options are provided to enable the interface to be

used with a wide variety of SRAM speeds, permitting systems to be built with optimum price/

performance trade-offs.

Although designed primarily for SRAM-like memory devices, the conﬁgurability enables glueless

connection to other peripheral devices such as FIFOs and UARTs.

The programmable memory interface is also referred to as the external memory interface (EMI).

The EMI provides conﬁguration information for four independent banks of external memory

devices. The addresses of these bank boundaries are hard wired to give each bank one quarter of

the address space of the machine. Bank 0 occupies the lowest quarter of the [signed] address

space, bank 3 is the highest, see Figure 9.1. Each bank can contain up to 1 Mbyte of external

memory.

Figure 9.1 Memory allocation

00000000

7FFFFFFF

FFFFFFFF

80000000

Internal SRAM

BFFFFFFF

C0000000

3FFFFFFF

40000000

On-chip peripheral registers (including the EMI

conﬁguration registers) are mapped into the upper

half of this bank.

Addresses shown are physical addresses.

On-chip peripheral

Subsystem

channels

Traps/

exceptions

Internal

SRAM

20000000

1FFFFFFF

registers

80000000

MemStart

80000FFF

ST20-GP1 bảng dữ liệu(PDF) 50 Page - STMicroelectronics

ST20-GP1 bảng dữ liệu(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL