ST20-GP1 datasheet(58/116 Pages) STMICROELECTRONICS

58 / 116 page

ST20-GP1

58/116

9.5

EMI conﬁguration registers

Conﬁguration parameters are stored in registers which are mapped into the device address space.

They may be accessed using

devsw (device store word) and devlw (device load word) instructions.

The base addresses for the EMI registers are given in the Memory Map chapter.

EMIConfigData0-3 registers

The EMIConfigData0-3 registers contain conﬁguration data for each of the EMI banks. The format

of each of the EMIConfigData0-3 registers is identical and is shown in Table 9.4.

EMIConfigLock register

The EMIConfigLock register is provided to write protect the EMIConfigData0-3 registers (further

writes to these registers are ignored). This bit is set by performing a

devsw instruction to the given

address; the write data is ignored.

This register, once set, can only be cleared by resetting the ST20-GP1.

EMIConfigStatus register

The EMIConfigStatus register is provided to indicate which registers have been written to and the

EMIConﬁgData0-3

EMI base address + #00, #04, #08, #0C

Read/Write

Bit

Bit ﬁeld

Function

Units

MemWaitEnable

Enables the MemWait pin.

3:1

DataDriveDelay

Drive delay of data bus for writes.

Phases

BusWidth

Bus width of the bank (8 or 16 bits).

BusWidth

Bank width

16 bits

8 bits

8:5

AccessDuration

Duration of the external access.

Cycles

10:9

BusReleaseTime

Duration bus release time.

Cycles

14:11

CEe1Time

Delay from access start to notMemCE falling edge.

Phases

18:15

CEe2Time

Delay from notMemCE rising edge to end of access.

Phases

22:19

OEe1Time

Delay from access start to notMemOE falling edge.

Phases

26:23

WBe1Time

Delay from access start to notMemWB falling edge.

Phases

30:27

WBe2Time

Delay from notMemWB rising edge to end of access.

Phases

Reserved

Table 9.4 EMIConfigData0-3 register format - 1 per bank

EMIConﬁgLock

EMI base address + #10

Write only

Bit

Bit ﬁeld

Function

ConfigLock

When set, the EMIConfigData0-3 registers are read only.

Table 9.5 EMIConfigLock register format

ST20-GP1 bảng dữ liệu(PDF) 58 Page - STMicroelectronics

ST20-GP1 bảng dữ liệu(HTML) 58 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL