R5F121BCAFP datasheet(24/85 Pages) RENESAS

24 / 85 page

RL78/G16

1. OUTLINE

R01DS0431EJ0130

Rev.1.30

Page 24 of 85

May 19, 2025

1.6

Outline of Functions

This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

Item

10-pin

16-pin

20-pin

24-pin

32-pin

R5F1211A

R5F1211C

R5F1214A

R5F1214C

R5F1216A

R5F1216C

R5F1217A

R5F1217C

R5F121BA

R5F121BC

Code flash memory

16 KB

32 KB

16 KB

32 KB

16 KB

32 KB

16 KB

32 KB

16 KB

32 KB

Data flash memory

1 KB

RAM

2 KB

Main system

clock

High-speed system

clock

—

X1, X2 (crystal/ceramic) oscillation: 1 to 12 MHz: VDD = 2.4 to 5.5 V

External main system clock input (EXCLK): 1 to 16 MHz: VDD = 2.4 to 5.5 V

High-speed on-chip

oscillator

1 to 16 MHz (VDD = 2.4 to 5.5 V)

Subsystem clock

—

XT1 (crystal) oscillation, external subsystem clock input (EXCLKS)

32.768 kHz (TYP.): VDD = 2.4 to 5.5 V

Low-speed on-chip oscillator clock

15 kHz (TYP.)

General-purpose registers

(8-bit register × 8) × 4 banks

Minimum instruction execution time

0.0625 μs (16 MHz operation)

Instruction set

● Data transfer (8/16 bits)

● Adder and subtractor/logical operation (8/16 bits)

● Multiplication (8 bits × 8 bits)

● Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.

I/O port

Total

CMOS I/O

CMOS input

N-ch open drain I/O

(withstand voltage of

6 V)

—

Timer

16-bit timer

8 channels

Watchdog timer

1 channel

12-bit interval timer

1 channel

Real-time clock 2

—

1 channel

Timer output

3 channels

(PWM outputs: 2)Note 1

8 channels

(PWM outputs: 7)Note 1

8 channels

(PWM outputs: 7)Note 1

8 channels

(PWM outputs: 7)Note 1

8 channels

(PWM outputs: 7)Note 1

RTC output

—

1 Hz (subsystem clock: fSUB = 32.768 kHz)

Clock output/buzzer output

Up to 10 MHz (peripheral hardware clock: fMAIN = 10 MHz operation)

Comparator

1 channel

2 channels

8/10-bit resolution A/D converter

4 channels

7 channels

11 channels

Serial interface

Simplified SPI (CSI):

1 channel/

simplified I2C:

1 channel/

UART: 1 channel

Simplified SPI (CSINote 2):

2 channels/

simplified I2C: 2 channels/

UART: 2 channels

Simplified SPI (CSI): 3 channels/simplified I2C: 3 channels/UART: 3 channels

I2C bus

1 channel

CTSU

Number of

Vectored

interrupt

sources

Internal

External

Reset

● Reset by RESET

¯¯¯¯¯¯ pin

● Internal reset by watchdog timer

● Internal reset by selectable power-on-reset

● Internal reset by illegal instruction executionNote 3

● Internal reset by data retention lower limit voltage

● Internal reset by illegal-memory access

● Internal reset by RAM parity error

Selectable power-on-reset circuit

● Detection voltage

Rising edge (VSPOR): 2.25 V/2.68 V/3.02 V/4.45 V (MAX.)

Falling edge (VSPDR): 2.20 V/2.62 V/2.96 V/4.37 V (MAX.)

On-chip debug function

Provided

Power supply voltage

VDD = 2.4 to 5.5 V

Operating ambient temperature

TA =

−40 to +85°C (A: Consumer applications), TA = −40 to +105°C (G: Industrial applications),

TA =

−40 to +125°C (M: Industrial applications)

R5F121BCAFP bảng dữ liệu(PDF) 24 Page - Renesas Technology Corp

R5F121BCAFP bảng dữ liệu(HTML) 24 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

bảng dữ liệu tải về

Link URL