JS48F4400P0P3C0 datasheet(73/139 Pages) NUMONYX

73 / 139 page

April 2008

Datasheet

309823-10

Numonyx™ StrataFlash® Cellular Memory (M18)

Notes:

X = don’t care (high or low).

Active: WAIT asserted = invalid data; WAIT deasserted = valid data.

8.2

Bus Writes

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are

deasserted. All device write operations are asynchronous, with CLK being ignored, but

CLK can be kept active/toggling. During a write operation in non-muxed devices,

address and data are latched on the rising edge of WE# or CE#, whichever occurs first.

During a write operation in muxed devices, address is latched during the rising edge of

ADV# OR CE# whichever occurs first and Data is latched during the rising edge of WE#

OR CE# whichever occurs first.

8.3

Reset

The device enters a reset mode when RST# is asserted. In reset mode, internal

circuitry is turned off and outputs are placed in a high-impedance state. The device

shuts down any operation in progress, a process which takes a minimum amount of

time to complete.

To return from reset mode, RST# must be deasserted. Normal operation is restored

after a wake-up interval.

8.4

Deep Power-Down

The device enters DPD mode when the following two conditions are met: ECR15 is

set(1) and DPD is asserted. The two conditions can be satisfied in any order. ECR14 bit

determines the DPD asserted logic level. While in this mode, RST# and CE# must be

deasserted.

The device exits DPD mode when DPD is deasserted. There is an exit latency before the

device returns to standby mode and any operations are allowed. See the datasheet for

the timing specifications.

The device should not be placed in DPD mode when a program/erase operation is

ongoing or suspended. If the device enters DPD mode in the middle of a program,

erase or suspend, the operation is terminated and the memory contents at the aborted

location (for a program) or block (for an erase) are no longer valid.

Table 28: WAIT Behavior Summary

Device Operation

CE#

OE#

WE#

WAIT

Notes

Device not selected

Standby

High

High-Z

Non-Mux Device

Output Disable

Low

High

High-Z

Sync Read

Low

High

Active

Async Read

Low

High

Deasserted

Write

High

Low

High-Z

AD-Mux Device

Output Disable

High

Deasserted

Sync Read

Low

High

Active

Async Read

Low

High

Deasserted

Write

High

Low

Deasserted

JS48F4400P0P3C0 bảng dữ liệu(PDF) 73 Page - Numonyx B.V

JS48F4400P0P3C0 bảng dữ liệu(HTML) 73 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL