JS48F4400P0P3C0 datasheet(49/139 Pages) NUMONYX

49 / 139 page

April 2008

Datasheet

309823-10

Numonyx™ StrataFlash® Cellular Memory (M18)

Notes:

See the following table for component values.

Test configuration component value for worst case speed conditions.

CL includes jig capacitance.

7.2

Read Specifications

Read specifications for 108 MHz and 133 MHz M18 devices are included here. For

additional information on lithography, density, and frequency combinations, see

Table 4, “M18 Product Litho/Density/Frequency Combinations” on page 10 in the

Section 2.0, “Functional Description.

Devices which support frequencies up to 133 MHz must meet additional timing

specifications for synchronous reads (for address latching with CLK) as listed in

Table 20, “AC Read, 133 MHz, VCCQ = 1.7 V to 2.0 V” on page 51.

Table 17: AC Input Requirements

Symbol

Parameter

Frequency

Min

Max

Unit

Condition

tRISE/FALL

Inputs rise/fall time (Address, CLK, CE#,

OE#, ADV#, WE#, WP#)

@133MHz, 108MHz

0.3

1.2

VIL to VIH or VIH to VIL

@66MHz

tASKW

Address-Address skew

At VCCQ/2

Figure 19: Transient Equivalent Testing Load Circuit

Table 18: Test Configuration Component Value for Worst Case Speed Conditions

Test Configuration

CL (pF)

1.7 V Standard Test

2.0 V Standard Test

Figure 20: Clock Input AC Waveform

Device

Under Test

Out

CLK [C]

R203

R202

R201

CLKIN PUT.vsd

CC Q/2

JS48F4400P0P3C0 bảng dữ liệu(PDF) 49 Page - Numonyx B.V

JS48F4400P0P3C0 bảng dữ liệu(HTML) 49 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL