 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TAS5802PWPR bảng dữ liệu(PDF) 6 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5802PWPR bảng dữ liệu(HTML) 6 Page - Texas Instruments |
|
|
6 / 106 page  5.5 Electrical Characteristics Free-air room temperature 25°C, 1SPW Mode, LC filter=4.7uH+0.68uF, Fsw=768kHz, Class D Bandwidth=175kHz, (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Digital I/O V(DVDD_DigON) Input DVDD voltage to start I/O logic and digital core block (1) VPDN > 0.7 x DVDD, PVDD > 4.5V 1.1 1.5 V |IIH| Input logic high current level for DVDD referenced digital input pins VIN(DigIn) = VDVDD 10 uA |IIL| Input logic low current level for DVDD referenced digital input pins VIN(DigIn) = 0 V –10 uA VIH(Digin) Input logic high threshold for DVDD referenced digital inputs 70% VDVDD VIL(Digin) Input logic low threshold for DVDD referenced digital inputs 30% VDVDD VOH(Digin) Output logic high voltage level IOH = 4 mA 80% VDVDD VOL(Digin) Output logic low voltage level IOH = –4 mA 20% VDVDD I2C CONTROL PORT CL(I2C) Allowable load capacitance for each I2C Line 400 pF fSCL(fast) Support SCL frequency No wait states, fast mode 400 kHz fSCL(slow) Support SCL frequency No wait states, slow mode 100 kHz SERIAL AUDIO PORT tDLY Required LRCLK/FS to SCLK rising edge delay 5 ns DSCLK Allowable SCLK duty cycle 40% 60% fS Supported input sample rates 32 96 kHz fSCLK Supported SCLK frequencies 32 64 fS fSCLK SCLK frequency 24.576 MHz AMPLIFIER OPERATING MODE AND DC PRAMETERS toff Turn-off Time Excluding volume ramp 10 ms AV(SPK_AMP) Programmable Gain Value represents the "peak voltage" disregarding clipping due to lower PVDD Measured at 0 dB input(1FS) 29.4 dBV ΔAV(SPK_AMP) Amplifier gain error Gain = 26.4dBV 0.5 dB RDS(on) Drain-to-source on resistance of the individual output MOSFETs FET + Metallization. VPVDD=24V, I(OUT)=500mA, TJ=25℃ 120 mΩ PROTECTION OCETHRES Over-Current Error Threshold OUTxx Overcurrent Error Threshold 5 A UVETHRES(PVDD) PVDD under voltage error threshold condition 2 3.7 4 4.2 V DCETHRES Output DC Error protection threshold Class D Amplifier's output DC voltage cross speaker load to trigger Output DC Fault protection 1.9 V TDCDET Output DC Detect time Class D Amplifier's output remain at or above DCETHRES 570 ms OTETHRES Over temperature error threshold 160 ℃ OTEHystersis Over temperature error hysteresis 10 ℃ OTWTHRES Over temperature warning level Read by register 0x73 bit3 135 °C AUDIO PERFORMACNE (STEREO BTL) TAS5802 SLASFB7A – NOVEMBER 2024 – REVISED AUGUST 2025 www.ti.com 6 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: TAS5802 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
