D950-CORE datasheet(80/89 Pages) STMICROELECTRONICS

80 / 89 page

80/89

D950-Core

edge) to an interrupt input (ITRQi).

•

DIP_ENA = 1, the number of available interrupt sources in the interrupt

controller is low: Connect the logical AND of the DITi signals (DIT_AND) to a

single interrupt input (ITRQi), the interrupt pending bits (DIPi) of the DAIC

interrupt. (see 7.4.4).

7.4.4 DMA Peripheral Registers

Address Registers

Two 16-bit registers (unsigned) are dedicated per channel for transfer address:

•

DIA: initial address. This register contains the initial address of the selected

address bus (see DBC-bit of DGC).

•

DCA: current address. This register contains the value to be transferred to the

selected address bus (see

DBC-bit of DGC) during the next transfer. The

different DCA values are:

Note:

See DAIC register for DAI and DLA definitions

Counting Registers

Two 16-bit registers (unsigned) per channel are dedicated for transfer count.

For a transfer of a N data block, DIC and DCC registers have to be loaded with N-1.

When DCC content is 0 (valid transfer count), it is loaded with DIC content for the next transfer.

•

DIC: initial count. This register contains the total number of transfers of the

entire block

•

DCC: current count. This register contains the remaining number of transfers

to be done to fill the entire block. It is decremented after each transfer. The

DCC values are:

RESET

DAI

DLA

DCC = 0

DCA(n+1)

DCA(n)

DCA(n) + 1

DIA

RESET

DCC = 0

DCA(n+1)

DCA(n) - 1

DIC

D950-CORE bảng dữ liệu(PDF) 80 Page - STMicroelectronics

D950-CORE bảng dữ liệu(HTML) 80 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

bảng dữ liệu tải về

Link URL