TMPR4938 datasheet(244/716 Pages) TOSHIBA

244 / 716 page

Chapter 9 SDRAM Controller

9-10

9.3.4

Initialization of Memory Data, ECC/Parity

The SDRAMC has functions for simultaneously performing Memory Writes to multiple memory

channels. These functions are effective when quickly initializing data memory or ECC/parity memory.

Channels for which both the Channel Enable bit (SDCCRn.CE) and the Master Enable bit

(SDCCRn.ME) of the SDRAM Channel Control Register are set become the Master channel. Also,

channels for which both the Channel Enable bit (SDCCRn.CE) and the Slave Enable bit (SDCCRn.SE)

are set become the Slave channel. See Table 9.3.4 Master/Slave Channel Settings for information

regarding the Master/Slave channel settings.

The slave channel is simultaneously written to when the Master channel is written to. Settings of the

Master channel are used when in the ECC/Parity mode. Please set to the same value the SDRAM

settings of all channels that are simultaneously written to.

Using the DMA Controller and performing 32 double word Burst access is the most efficient way to

access the Master channel. The DMAC has registers for setting memory initialization data. When the

DMAC is launched by an internal request when in the Single address IO

→Memory Transfer mode, the

data set in this register are written to memory. See Chapter 8 "DMA Controller" for more information.

Table 9.3.4 Master/Slave Channel Settings

SDCCRn.CE

(Channel Enable)

SDCCRn.ME

(Master Enable)

SDCCRn.SE

(Slave Enable)

Description

Channel is disabled.

Normal operation is performed.

When a Write operation is executed by a channel

where SDCCRn.ME

=1, the Write operation is also

executed by this channel.

Normal operation is performed when this channel is

Active.

When a Write operation is executed by this channel,

the Write operation is simultaneously executed by all

channels where SDCCRn.SE

=1.

When a Write operation is executed by this channel,

the Write operation is simultaneously executed by all

channels where SDCCRn.SE

=1.

A Write operation is also simultaneously executed by

this channel when the Write operation is executed by

another channel where SDCCRn.ME

=1.

TMPR4938 bảng dữ liệu(PDF) 244 Page - Toshiba Semiconductor

TMPR4938 bảng dữ liệu(HTML) 244 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL