TMPR4937 datasheet(262/552 Pages) TOSHIBA

262 / 552 page

Chapter 10 PCI Controller

10-4

10.3 Detailed Explanation

10.3.1 Terminology Explanation

The following terms are used in this chapter.

•

Initiator

Means the bus Master of the PCI Bus. The TX4937 operates as the initiator when it obtains the PCI

Bus and issues PCI access.

•

Target

Means the bus Slave of the PCI Bus. The TX4937 operates as the target when an external PCI

device on the PCI Bus executes PCI access to the TX4937.

•

Host mode

One PCI Host device exists for one PCI Bus. The PCI Host device uses a PCI configuration space

to perform PCI configuration on other PCI devices on the PCI Bus.

The TX4937 is set to the Host mode if the ADDR[19] signal is High when the RESET* signal is

being deasserted.

•

Satellite mode

A PCI device other than the PCI Host device accepts configuration from the PCI Host device. This

state is referred to as the Satellite mode.

The TX4937 is set to the Satellite mode if the ADDR[19] signal is Low when the RESET signal is

being deasserted.

•

DWORD, QWORD

DWORD expresses 32-bit words, and QWORD expresses 64-bit words. According to conventions

observed regarding MIPS architecture, this manual uses the following expressions:

Byte: 8-bit

Half-word: 16-bit

Word: 32-bit

Double-word: 64-bit

10.3.2 On-chip Register

The PCI Controller on-chip register contains the PCI Configuration Space Register and the PCI

Controller Control Register. The registers that can be accessed vary according to whether the current

mode is the Host mode or the Satellite mode.

An external PCI Host device only accesses the PCI Configuration Space Register when in the

Satellite mode. This register is defined in the PCI Bus Specifications. A PCI configuration cycle is used

to access this register. This register cannot be accessed when in the Host mode. Section “10.5 PCI

Configuration Space Register” explains each register in detail.

The PCI Controller Control Register is only accessed by the TX49 core and cannot be accessed from

the PCI Bus.

TMPR4937 bảng dữ liệu(PDF) 262 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 262 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL