TMPR4937 datasheet(189/552 Pages) TOSHIBA

189 / 552 page

Chapter 8 DMA Controller

8-33

8.4.4

DMA Source Address Register (DM0SARn, DM1SARn)

Offset Address: DMAC0 0xB008 (ch. 0) / 0xB048 (ch. 1) / 0xB088 (ch. 2) / 0xB0C8 (ch. 3)

DMAC1 0xB808 (ch. 0) / 0xB848 (ch. 1) / 0xB888 (ch. 2) / 0xB8C8 (ch. 3)

Reserved

: Type

: Initial value

Reserved

SADDR[35:32]

R/W

: Type

⎯

: Initial value

SADDR[31:16]

R/W

: Type

⎯

: Initial value

SADDR[15:0]

R/W

: Type

⎯

: Initial value

Bits

Mnemonic

Field Name

Description

Read/Write

63:36

⎯

Reserved

⎯

35:0

SADDR

Source Address

Source Address (Default: Undefined)

This field sets the physical address of the transfer source during Dual

Address transfer. This field sets the physical address of memory access

during Single Address transfer. This field is used for either Memory-to-I/O

or I/O-to-Memory transfers.

Refer to “8.3.7.1 Channel Register Settings During Single Address

Transfer” and “8.3.8.1 Channel Register Settings During Dual Address

Transfer” for more information.

During Burst transfer, the value changes once for each bus operation only

by the size that was transferred. During Single transfer, the value only

changes by the value specified by the DMA Source Address Increment

R/W

Figure 8.4.4 DMA Source Address Register

TMPR4937 bảng dữ liệu(PDF) 189 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 189 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL