TMPR4937 datasheet(356/552 Pages) TOSHIBA

356 / 552 page

Chapter 10 PCI Controller

10-98

10.5 PCI Configuration Space Register

The PCI Configuration Space Register is accessed using PCI Configuration cycles by way of an external

PCI host device only when in the Satellite mode. Table 10.5.1 lists registers contained within the PCI

Configuration Space Register. The registers in the table with a shaded background are those whose values

can be rewritten using EEPROM. (See 10.3.14.)

Registers at addresses 0x00 through 0x41 can use the corresponding PCI Controller Control Register to

access from the TX49/H3 core when in the Host mode. Please refer to the explanation of the corresponding

PCI Controller Control registers for more information about these registers. This section only describes the

registers that are accessed from the PCI Configuration Space.

Also, it is possible to read some of the fields in the Status Register and PMCSR register from the Satellite

Mode PCI Status Register.

Please refer to the PCI Bus Specifications for more information on the PCI Configuration Register.

Table 10.5.1 PCI Configuration Space Register

Address

Corresponding

00h

Device ID

Vendor ID

PCIID

04h

Status

Command

PCISTATUS

08h

Class Code

Revision ID

PCICCREV

0Ch

BIST

Header Type

Latency Timer

Cache Line Size

PCICFG1

10h

Memory Space 0 Lower Base Address

P2GM0PLBASE

14h

Memory Space 0 Upper Base Address

P2GM0PUBASE

18h

Memory Space 1 Lower Base Address

P2GM1PLBASE

1Ch

Memory Space 1 Upper Base Address

P2GM1PUBASE

20h

Memory Space 2 Base Address

P2GM2PBASE

24h

I/O Space Base Address

P2GIOPBASE

28h

Reserved

⎯

2Ch

Subsystem ID

Subsystem Vendor ID

PCISID

30h

Reserved

⎯

34h

Reserved

Capabilities

Pointer (Cap_Ptr)

PCICAPPTR

38h

Reserved

⎯

3Ch

Max_Lat

Min_Gnt

Interrupt Pin

Interrupt Line

PCICFG2

40h

Reserved

Retry Timeout

Value

TRDY Timeout

Value

G2PTOCNT

44h-DBh

Reserved

⎯

DCh

Power Management Capabilities (PMC)

Next Item Ptr

(Next_Item_Ptr)

Capability ID

(Cap_ID)

⎯

E0h

Reserved

Power Management Control/Status

⎯

E4h-FFh

Reserved

⎯

TMPR4937 bảng dữ liệu(PDF) 356 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 356 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL