PXAS30 datasheet(17/52 Pages) PHILIPS

17 / 52 page

Philips Semiconductors

Preliminary specification

XA-S3

XA 16-bit microcontroller

32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage (2.7 V–5.5 V),

I2C, 2 UARTs, 16 MB address range

2000 Dec 01

A/D Accuracy

The XA-S3 A/D in 10 -bit mode is specified with 16 samples

averaged in order to factor out on-chip noise. In an application

where averaging 16 samples is not practical, the accuracy

specifications may be de-rated according to the number of samples

that are actually taken. The graph in Figure 5 shows the relationship

of additional A/D error to the number of samples that are averaged.

For example, if a single A/D reading is used with no averaging, the

A/D accuracy should be de-rated by

±1.25 LSB.

SU01227

1.50

1.25

1.00

0.75

0.50

0.25

0.00

910

Number of Samples

Figure 5. A/D accuracy by number of averaging samples

(Pertains to 10-bit mode only. Note that 10-bit mode is only specified up to fC = 20 MHz.)

CR0

LSB

MSB

BIT

SYMBOL

FUNCTION

I2CON.7

CR2

I2C Rate Control, with CR1 and CR0. See text and table.

I2CON.6

ENA

Enable I2C port. When ENA = 1, the I2C port is enabled.

I2CON.5

STA

Start flag. Setting STA to 1 causes the I2C interface to attempt to gain mastership of the bus by

generating a Start condition.

I2CON.4

STO

Stop flag. Setting STO to 1 causes the I2C interface to attempt to generate a Stop condition.

I2CON.3

Serial Interrupt. SI is set by the I2C hardware when a new I2C state is entered, indicating that

software needs to respond. SI causes an I2C interrupt if enabled and of sufficient priority.

I2CON.2

Assert Acknowledge. Setting AA to 1 causes the I2C hardware to automatically generate

acknowledge pulses for various conditions (see text).

I2CON.1

CR1

I2C Rate Control, with CR2 and CR0. See text and table.

I2CON.0

CR0

I2C Rate Control, with CR2 and CR1. See text and table.

CR1

STO

STA

ENA

CR2

I2CON

Address:42Ch

Bit Addressable

Reset Value: 00h

SU00941

Figure 6. I2C Control Register (I2CON)

PXAS30 bảng dữ liệu(PDF) 17 Page - NXP Semiconductors

PXAS30 bảng dữ liệu(HTML) 17 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL