PIC18F44J10-ESLASHML datasheet(255/358 Pages) MICROCHIP

255 / 358 page

Preliminary

DS39682C-page 253

PIC18F45J10 FAMILY

BRA

Unconditional Branch

Syntax:

BRA

Operands:

-1024

≤ n ≤ 1023

Operation:

(PC) + 2 + 2n

→ PC

Status Affected:

None

Encoding:

1101

0nnn

nnnn

Description:

Add the 2’s complement number ‘2n’ to

the PC. Since the PC will have

incremented to fetch the next instruction,

the new address will be PC + 2 + 2n. This

instruction is a two-cycle instruction.

Words:

Cycles:

Q Cycle Activity:

Decode

Read literal

‘n’

Process

Data

Write to PC

operation

Example:

HERE

BRA

Jump

Before Instruction

address (HERE)

After Instruction

address (Jump)

BSF

Bit Set f

Syntax:

BSF

f, b {,a}

Operands:

≤ f ≤ 255

≤ b ≤ 7

∈ [0,1]

Operation:

→ f<b>

Status Affected:

None

Encoding:

1000

bbba

ffff

Description:

Bit ‘b’ in register ‘f’ is set.

If ‘a’ is ‘0’, the Access Bank is selected.

If ‘a’ is ‘1’, the BSR is used to select the

GPR bank (default).

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates

in Indexed Literal Offset Addressing

mode whenever f

≤ 95 (5Fh). See

Section 21.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode” for details.

Words:

Cycles:

Q Cycle Activity:

Decode

Read

Process

Data

Write

Example:

BSF

FLAG_REG, 7, 1

Before Instruction

FLAG_REG

0Ah

After Instruction

FLAG_REG

8Ah

PIC18F44J10-E/ML bảng dữ liệu(PDF) 255 Page - Microchip Technology

PIC18F44J10-E/ML bảng dữ liệu(HTML) 255 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL