công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MC68HC908GR4MP bảng dữ liệu(PDF) 60 Page - Freescale Semiconductor, Inc

tên linh kiện MC68HC908GR4MP
Giải thích chi tiết về linh kiện  M68HC08 Microcontrollers
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68HC908GR4MP bảng dữ liệu(HTML) 60 Page - Freescale Semiconductor, Inc

Back Button MC68HC908GR4MP Datasheet HTML 56Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 57Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 58Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 59Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 60Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 61Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 62Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 63Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 64Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 286 page
background image
Analog-to-Digital Converter (ADC)
MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7
60
Freescale Semiconductor
5.7.2 ADC Data Register
One 8-bit result register, ADC data register (ADR), is provided. This register is updated each time an ADC
conversion completes.
5.7.3 ADC Clock Register
The ADC clock register (ADCLK) selects the clock frequency for the ADC.
ADIV2–ADIV0 — ADC Clock Prescaler Bits
ADIV2–ADIV0 form a 3-bit field which selects the divide ratio used by the ADC to generate the internal
ADC clock. Table 5-2 shows the available clock configurations. The ADC clock should be set to
approximately 1 MHz.
Address:
$0003D
Bit 7
654321
Bit 0
Read:
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
Write:
Reset:
00000000
= Unimplemented
Figure 5-3. ADC Data Register (ADR)
Address:
$0003E
Bit 7
654321
Bit 0
Read:
ADIV2
ADIV1
ADIV0
ADICLK
0000
Write:
Reset:
00000000
= Unimplemented
Figure 5-4. ADC Clock Register (ADCLK)
Table 5-2. ADC Clock Divide Ratio
ADIV2
ADIV1
ADIV0
ADC Clock Rate
0
0
0
ADC input clock
÷ 1
0
0
1
ADC input clock
÷ 2
0
1
0
ADC input clock
÷ 4
0
1
1
ADC input clock
÷ 8
1
X
X
ADC input clock
÷ 16
X = don’t care



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com