công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ADC3683 bảng dữ liệu(PDF) 56 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện ADC3683
Giải thích chi tiết về linh kiện  ADC3683-SP Space Grade 18-Bit 1 to 65MSPS, Low Noise, Ultra-low Power Dual Channel ADC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3683 bảng dữ liệu(HTML) 56 Page - Texas Instruments

Back Button ADC3683 Datasheet HTML 52Page - Texas Instruments ADC3683 Datasheet HTML 53Page - Texas Instruments ADC3683 Datasheet HTML 54Page - Texas Instruments ADC3683 Datasheet HTML 55Page - Texas Instruments ADC3683 Datasheet HTML 56Page - Texas Instruments ADC3683 Datasheet HTML 57Page - Texas Instruments ADC3683 Datasheet HTML 58Page - Texas Instruments ADC3683 Datasheet HTML 59Page - Texas Instruments ADC3683 Datasheet HTML 60Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 70 page
background image
Figure 9-7. Register 0x11
7
6
5
4
3
2
1
0
0
0
0
0
0
DLL PDN
0
AZ EN
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-8. Register 0x11 Field Descriptions
Bit
Field
Type
Reset
Description
7-3
0
R/W
0
Must write 0
2
DLL PDN
R/W
0
This register applies ONLY to the ADC3683-SP. It powers down
the internal DLL, which is used to adjust the sampling time. This
register must only be enabled when operating at sampling rates
below 40 MSPS. When DLL PDN bit is enabled, the sampling
time is directly dependent on sampling clock duty cycle (with a
50/50 duty the sampling time is TS/2).
0: Sampling time is TS/ 4
1: Sampling time is TS/2 (only for sampling rates below 40
MSPS).
1
0
R/W
0
Must write 0
0
AZ EN
R/W
0/1
This bit enables the internal auto-zero circuitry. It is disabled by
default for the ADC3683-SP.
0: Auto-zero disabled
1: Auto-zero enabled
Figure 9-8. Register 0x13
7
6
5
4
3
2
1
0
0
0
0
0
0
0
E-FUSE LD
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-9. Register 0x13 Field Descriptions
Bit
Field
Type
Reset
Description
7-1
0
R/W
0
Must write 0
0
E-FUSE LD
R/W
0
This register bit loads the internal bit mapping for different
interfaces. After setting the interface in register 0x07, this E-
FUSE LD bit needs to be set to 1 and reset to 0 for loading to go
into effect. Register 0x07 along with the E-Fuse Load (0x12, D0)
needs to be loaded first in the programming sequence since the
E-Fuse load resets the SPI writes.
0: E-FUSE LOAD set
1: E-FUSE LOAD reset
ADC3683-SP
SBASAB5 – MARCH 2024
www.ti.com
56
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: ADC3683-SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com