| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
IMX7DCEC bảng dữ liệu(PDF) 39 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7DCEC bảng dữ liệu(HTML) 39 Page - NXP Semiconductors |
|
39 / 161 page ![]() Electrical characteristics i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023 NXP Semiconductors 39 Figure 4. i.MX 7Dual power-up sequence 4.1.10 Power-down sequence The i.MX7 processors have the following power-down sequence requirements: • VDD_SNVS _IN to be turned off last after any other power supply. • NVCC_DRAM/NVCC_DRAM_CKE to be turned off before VDD_SOC. • There are no special timing requirements forVDD_USB_OTG1_3P3_IN andVDD_USB_OTG2_3P3_IN. The power-down sequence is shown in Figure 5 with the following timing parameters: T4 Time from first power rails (except SNVS) to ramp down to all the power rails (except SNVS) get to ground, minimal delay is 0ms, no max delay requirement. T5 Time from all the power rails power down (except SNVS) to SVNS power down, minimal delay is 0ms, no max delay requirement. T7 Time from NVCC_DRAM/NVCC_DRAM_CKE power down to VDD_SOC power down, minimal delay is 0ms, no max delay requirement. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |