ATAM862 datasheet(30/110 Pages) ATMEL

30 / 110 page

4554E–4BMCU–05/06

ATAM862-3

Figure 19-7. 32-kHz Crystal Oscillator

Note:

Both, the 4-MHz and the 32-kHz crystal oscillator, use an integrated 14 stage divider circuit to sta-

bilize oscillation before the oscillator output is used as system clock. This results in an additional

delay of about 4 ms for the 4-MHz crystal and about 500 ms for the 32-kHz crystal.

19.3

Clock Management

The clock management register controls the system clock divider and synchronization stage.

Writing to this register triggers the synchronization cycle.

19.3.1

Clock Management Register (CM)

Auxiliary register address: "3"hex

Table 19-3.

Core Speed Select

32-kHz

oscillator

32Out

OSC1

OSC2

Oscin

Oscout

XTAL

32 kHz

Configurable

Bit 3

Bit 2

Bit 1

Bit 0

CM:

NSTOP

CCS

CSS1

CSS0

Reset value: 1111b

NSTOP

Not STOP peripheral clock

NSTOP = 0, stops the peripheral clock while the core is in SLEEP mode

NSTOP = 1, enables the peripheral clock while the core is in SLEEP mode

CCS

Core Clock Select

CCS = 1, the internal RC-oscillator 1 generates SYSCL

CCS = 0, the 4-MHz crystal oscillator, the 32-kHz crystal oscillator, an external clock

source or the internal RC-oscillator 2 with the external resistor at OSC1 generates SYSCL

dependent on the setting of OS0 and OS1 in the system configuration register

CSS1

Core Speed Select 1

CSS0

Core Speed Select 0

CSS1

CSS0

Divider

Note

Reset value

104

012

ATAM862 bảng dữ liệu(PDF) 30 Page - ATMEL Corporation

ATAM862 bảng dữ liệu(HTML) 30 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL