PI7C8150AND datasheet(37/111 Pages) PERICOM

37 / 111 page

PI7C8150A

2-PORT PCI-TO-PCI BRIDGE

Page 37 of 111

APRIL 2006 – Revision 1.1

Target disconnect

Target abort

PI7C8150A handles these terminations in different ways, depending on the type of

transaction being performed.

3.8.3.1

DELAYED WRITE TARGET TERMINATION RESPONSE

When PI7C8150A initiates a delayed write transaction, the type of target termination

received from the target can be passed back to the initiator. Table 3-7 shows the response

to each type of target termination that occurs during a delayed write transaction.

PI7C8150A repeats a delayed write transaction until one of the following conditions is met:

PI7C8150A completes at least one data transfer.

PI7C8150A receives a master abort.

PI7C8150A receives a target abort.

PI7C8150A makes 2

24 (default) or 232 (maximum) write attempts resulting in a response of

target retry.

Table 3-7. Delayed Write Target Termination Response

Target Termination

Response

Normal

Returning disconnect to initiator with first data transfer only if multiple data

phases requested.

Target Retry

Returning target retry to initiator. Continue write attempts to target

Target Disconnect

Returning disconnect to initiator with first data transfer only if multiple data

phases requested.

Target Abort

Returning target abort to initiator. Set received target abort bit in target interface

status register. Set signaled target abort bit in initiator interface status register.

After the PI7C8150A makes 2

24 (default) attempts of the same delayed write trans-action

on the target bus, PI7C8150A asserts P_SERR_L if the SERR_L enable bit (bit 8 of

command register for the secondary bus) is set and the delayed-write-non-delivery bit is

not set. The delayed-write-non-delivery bit is bit 5 of P_SERR_L event disable register

(offset 64h). PI7C8150A will report system error. See Section 6.4 for a description of

system error conditions.

3.8.3.2

POSTED WRITE TARGET TERMINATION RESPONSE

When PI7C8150A initiates a posted write transaction, the target termination cannot

be passed back to the initiator. Table 3-8 shows the response to each type of target

termination that occurs during a posted write transaction.

06-0057

PI7C8150AND bảng dữ liệu(PDF) 37 Page - Pericom Semiconductor Corporation

PI7C8150AND bảng dữ liệu(HTML) 37 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL