công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TSI721 bảng dữ liệu(PDF) 31 Page - Renesas Technology Corp

tên linh kiện TSI721
Giải thích chi tiết về linh kiện  Table of Contents
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

TSI721 bảng dữ liệu(HTML) 31 Page - Renesas Technology Corp

Back Button TSI721 Datasheet HTML 27Page - Renesas Technology Corp TSI721 Datasheet HTML 28Page - Renesas Technology Corp TSI721 Datasheet HTML 29Page - Renesas Technology Corp TSI721 Datasheet HTML 30Page - Renesas Technology Corp TSI721 Datasheet HTML 31Page - Renesas Technology Corp TSI721 Datasheet HTML 32Page - Renesas Technology Corp TSI721 Datasheet HTML 33Page - Renesas Technology Corp TSI721 Datasheet HTML 34Page - Renesas Technology Corp TSI721 Datasheet HTML 35Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 67 page
background image
Tsi721 Datasheet
31
April 4, 2016
Integrated Device Technology
3.6
Decoupling Recommendation
Table 17 provides the recommended decoupling for the Tsi721. Use low ESR, low lead inductance ceramic capacitors with
X7R or X5R rating.
3.7
AC Timing Specifications
This section describes the AC timing specifications and electrical characteristics for the Tsi721.
3.7.1
PCIe Differential Receiver Specifications
Table 18 lists the electrical characteristics for the PCIe differential receivers in the Tsi721. Parameters are defined separately
for 2.5 Gbps and 5.0 Gbps implementations. Table 18 is duplicated from the PCI Express Base Specification (Rev. 2.1) Section
4.3.3.4 Table 4-12 on page 270.
Table 17: Decoupling Recommendation
Rail
Decoupling
VDDIO
5x 0.1uF and 1x 10uF
AVTT
5x 0.1uF and 1x 10uF
VDD
5x 0.1uF and 1x 10uF
AVDD10
5x 0.1uF and 1x 10uF
AVDD25
5x 0.1uF and 1x10uF
Table 18: PCIe Differential Receiver Specifications
Symbol
Parameter
2.5 Gbps
5.0 Gbps
Unit
Notes
Min.
Max.
Min.
Max.
UI
Unit interval
399.88
400.12
199.94
200.06
ps
UI does not account for SSC caused
variations
VRX-DIFF-PP-CC Differential Rx peak-peak
voltage
0.175
1.2
0.120
1.2
V
See section 4.3.7.2.2 of the PCI
Express Base Specification (Rev. 2.1)
VRX-DIFF-PP-DC Differential Rx peak-peak
voltage for data clocked
Rx architecture
0.175
1.2
0.100
1.2
V
See section 4.3.7.2.2 of the PCI
Express Base Specification (Rev. 2.1)
TRX-EYE
Receiver eye time
opening
0.40
-
N/A
-
UI
Minimum eye time at Rx pins to produce
a 10-12 BER. See Note 1.
TRX-TJ-CC
Maximum Rx inherent
timing error
N/A
-
-
0.40
UI
Maximum Rx inherent total timing error
for common Refclk Rx architecture. See
Note 2.
TRX-TJ-DC
Maximum Rx inherent
timing error
N/A
-
-
0.34
UI
Maximum Rx inherent total timing error
for data clocked Rx architecture. See
Note 2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com