công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PCF5271CVM100 bảng dữ liệu(PDF) 18 Page - Freescale Semiconductor, Inc

tên linh kiện PCF5271CVM100
Giải thích chi tiết về linh kiện  32-bit Embedded Controller Division
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCF5271CVM100 bảng dữ liệu(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button PCF5271CVM100 Datasheet HTML 14Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 15Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 16Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 17Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 18Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 19Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 20Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 21Page - Freescale Semiconductor, Inc PCF5271CVM100 Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 56 page
background image
MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2
Modes of Operation
Freescale Semiconductor
18
5.2
Low Power Modes
The following features are available to support applications which require low power.
•
Four modes of operation:
—RUN
—WAIT
— DOZE
—STOP
•
Ability to shut down most peripherals independently.
•
Ability to shut down the external CLKOUT pin.
There are four modes of operation: RUN, WAIT, DOZE, and STOP. The system enters a low power mode
when the user programs the low power bits (LPMD) in the LPCR (Low Power Control Register) in the
CIM before the CPU core executes a STOP instruction. This idles the CPU with no cycles active. The
LPMD bits indicate to the system and clock controller to power down and stop the clocks appropriately.
During STOP mode, the system clock is stopped low.
A wakeup event is required to exit a low power mode and return back to RUN mode. Wakeup events
consist of any of the following conditions. See the following sections for more details.
1. Any type of reset.
2. Assertion of the BKPT pin to request entry into Debug mode.
3. Debug request bit in the BDM control register to request entry into debug mode.
4. Any valid interrupt request.
5.2.1
RUN Mode
RUN mode is the normal system operating mode. Current consumption in this mode is related directly to
the frequency chosen for the system clock.
D25, D24
Select chip select /
address line
00 PADDR[7:5] configured
as A23-A21 (default)
10 PADDR7 configured as
CS6,
PADDR[6:5] as A22-A21
01 PADDR[7:6] configured
as CS[6:5],
PADDR5 as A21
11 PADDR[7:5] configured
as CS[6:4]
JTAG_EN
Selects BDM or
JTAG mode
0BDM mode
1 JTAG mode
Table 3. Configuration Pin Descriptions (continued)
Pin
Chip Configuration
Function
Pin State/Meaning
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com