PCF5271CVM100 datasheet(36/56 Pages) FREESCALE

36 / 56 page

MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2

Preliminary Electrical Characteristics

Freescale Semiconductor

8.4

Oscillator and PLLMRFM Electrical Characteristics

Table 29. HiP7 PLLMRFM Electrical Specifications1

NOTES:

All values given are initial design targets and subject to change.

Num

Characteristic

Symbol

Min.

Value

Max.

Value

Unit

PLL Reference Frequency Range

Crystal reference

External reference

1:1 mode (NOTE: fsys/2 = 2 × fref_1:1)

fref_crystal

fref_ext

fref_1:1

MHz

Core frequency

CLKOUT Frequency 2

External reference

On-Chip PLL Frequency

All internal registers retain data at 0 Hz.

fsys

fsys/2

fref / 32

100

MHz

MHZ

MHz

Loss of Reference Frequency 3, 5

“Loss of Reference Frequency” is the reference frequency detected internally, which transitions the PLL

into self clocked mode.

fLOR

100

1000

kHz

Self Clocked Mode Frequency 4, 5

Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls

below fLOR with default MFD/RFD settings.

fSCM

10.25

15.25

MHz

Crystal Start-up Time 5, 6

This parameter is guaranteed by characterization before qualification rather than 100% tested.

Proper PC board layout procedures must be followed to achieve specifications.

tcst

—10

XTAL Load Capacitance5

530

PLL Lock Time 5, 7,13

tlpll

—750

µs

Power-up To Lock Time 5, 6,8

With Crystal Reference (includes 5 time)

Without Crystal Reference9

tlplk

—

750

µs

1:1 Mode Clock Skew (between CLKOUT

and EXTAL) 10

tskew

–1

Duty Cycle of reference 5

tdc

Frequency un-LOCK Range

fUL

–3.8

4.1

% fsys/2

Frequency LOCK Range

fLCK

–1.7

2.0

% fsys/2

CLKOUT Period Jitter, 5, 6, 8,11, 12

Measured at fsys/2 Max

Peak-to-peak Jitter (Clock edge to clock

edge)

Long Term Jitter (Averaged over 2 ms

interval)

Cjitter

—

5.0

.01

% fsys/2

Frequency Modulation Range Limit13,14

(fsys/2 Max must not be exceeded)

Cmod

0.8

2.2

%fsys/2

ICO Frequency. fico = fref * 2 * (MFD+2)

fico

MHz

PCF5271CVM100 bảng dữ liệu(PDF) 36 Page - Freescale Semiconductor, Inc

PCF5271CVM100 bảng dữ liệu(HTML) 36 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL